- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377825 > M36P0R9070E0 (意法半導體) 512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 128 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package PDF資料下載
參數(shù)資料
| 型號： | M36P0R9070E0 |
| 廠商： | 意法半導體 |
| 英文描述： | 512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 128 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package |
| 中文描述： | 512兆位（x16插槽，多銀行，多層次，多突發(fā)）128兆位閃存（突發(fā)）移動存儲芯片，1.8V電源，多芯片封裝 |
| 文件頁數(shù)： | 11/26頁 |
| 文件大?。?/td> | 200K |
| 代理商： | M36P0R9070E0 |
M36P0R9070E0
2 Signal descriptions
11/26
The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to
V
RPH
(refer to
Table 8., Flash Memory DC Characteristics - Voltages
).
2.11 PSRAM Chip Enable input (E
P
)
The Chip Enable input activates the PSRAM when driven Low (asserted). When deasserted
(V
IH
), the device is disabled, and goes automatically in low-power Standby mode or Deep
Power-down mode.
2.12 PSRAM Write Enable (W
P
)
Write Enable, W
P
, controls the Bus Write operation of the PSRAM. When asserted (V
IL
), the
device is in Write mode and Write operations can be performed either to the configuration
registers or to the memory array.
2.13 PSRAM Output Enable (G
P
)
O
utput Enable, G
P
, provides a high speed tri-state control, allowing fast read/write cycles to be
achieved with the common I/O data bus.
2.14 PSRAM Upper Byte Enable (UB
P
)
The Upper Byte En-able, UB
P
, gates the data on the Upper Byte Data Inputs/Outputs (DQ8-
DQ15) to or from the upper part of the selected address during a Write or Read operation.
2.15 PSRAM Lower Byte Enable (LB
P
)
The Lower Byte Enable, LB
P
, gates the data on the Lower Byte Data Inputs/Outputs (DQ0-
DQ7) to or from the lower part of the selected address during a Write or Read operation.
If both LB
P
and UB
P
are disabled (High) during an operation, the device will disable the data
bus from receiving or transmitting data. Although the device will seem to be deselected, it
remains in an active mode as long as E
P
remains Low.
2.16 PSRAM Configuration Register Enable (CR
P
)
When this signal is driven High, V
IH
, Write operations load either the value of the Refresh
Configuration Register (RCR) or the Bus configuration register (BCR).
相關PDF資料 |
PDF描述 |
|---|---|
| M36P0R9070E0ZAC | 512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 128 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package |
| M36P0R9070E0ZACE | 512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 128 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package |
| M36P0R9070E0ZACF | 512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 128 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package |
| M36W0R6030B0 | 64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory and 8 Mbit (512Kb x16) SRAM, Multi-Chip Package |
| M36W0R6030B0ZAQ | 64 Mbit (4Mb x16, Multiple Bank, Burst) Flash Memory and 8 Mbit (512Kb x16) SRAM, Multi-Chip Package |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M36P0R9070E0_06 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory 128 Mbit (Burst) PSRAM, 1.8V supply, Multi-Chip Package |
| M36P0R9070E0ZAC | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 128 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package |
| M36P0R9070E0ZACE | 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays |
| M36P0R9070E0ZACF | 制造商:Micron Technology Inc 功能描述:WIRELESS - Tape and Reel |
| M36P0R9070E1ZACE | 制造商:Micron Technology Inc 功能描述:WIRELESS - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。