2.3 Serial I/O
2-50
APPLICATION
3802 GROUP USER’S MANUAL
Receiving side
Serial I/O1 status register (Address : 19
16
)
b7
SIO1STS
BRG
7
Serial I/O1 control register (Address : 1A
16
)
b7
SIO1CON
1
0
0
1
0
1
0
UARTCON
0
1
0
b0
Receive buffer full flag
Check a completion of receiving 1-byte data with this flag.
“1” : at completing to receive
“0” : at reading out a content of the Receive buffer register
Overrun error flag
“1” : when data are ready to be transferred to the Receive shift register
in the state of storing data into the Receive buffer register.
Parity error flag
“1” : when parity error occurs at enabled parity.
Framing error flag
“1” : when data can not be received at the timing of setting a stop bit.
Summing error flag
“1” : when even one of the following errors occurs.
Overrun error
Parity error
Framing error
b0
UART control register (Address : 1B
16
)
b7
b0
Character length selection bit : 8 bits
Parity enable bit : Parity checking disabled
Stop bit length selection bit : 2 stop bits
Baud rate generator (Address : 1C
16
)
b7
b0
f(X
IN
)
Transfer bit rate
when bit 0 of the Serial I/O1 control register (Address : 1A
16
) is set to “0,”
a value of m is 1.
when bit 0 of the Serial I/O1 control register (Address : 1A
16
) is set to “1,”
a value of m is 4.
16
m
1
–
Set
6
6
BRG count source selection bit : f(X
IN
)/4
Serial I/O1 synchronous clock selection bit : BRG/16
S
RDY1
output enable bit : Not use
S
RDY1
out
Transmit enable bit : Transmit disabled
Receive enable bit : Receive enabled
Serial I/O1 mode selection bit : Asynchronous serial I/O(UART)
Serial I/O1 enable bit : Serial I/O1 enabled
Fig. 2.3.39 Setting of related registers at a receiving side [Communication using UART]