- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45045 > M3826AMFA-XXXGP 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | M3826AMFA-XXXGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 77/95頁 |
| 文件大?。?/td> | 1006K |
| 代理商： | M3826AMFA-XXXGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁當前第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁
Rev.2.00
May. 24, 2006
page 77 of 90
REJ03B0028-0200
3826 Group (A version)
3.3.4 Notes on interrupts
(1)
Unused interrupts
Set the interrupt enable bit for unused interrupts to “0” (disabled).
(2)
Change of relevant register settings
When setting the followings, the interrupt request bit may be set to “1”.
When switching external interrupt active edge
Related register: Interrupt edge selection register (address 3A16)
Timer X mode register (address 2716)
Timer Y mode register (address 2816)
When switching interrupt sources of an interrupt vector address where two or more interrupt
sources are allocated
Related register: Interrupt source selection bit of AD control register (bit 6 of address 3416)
When not requiring for the interrupt occurrence synchronous with these setting, take the following
sequence.
Fig. 3.3.5 Sequence of changing relevant register
■ Reason
When setting the followings, the interrupt request bit of the corresponding interrupt may be set
to “1”.
When switching external interrupt active edge
Concerned register: INT0 interrupt edge selection bit (bit 0 of Interrupt edge selection register
(address 3A16))
INT1 interrupt edge selection bit (bit 1 of Interrupt edge selection register
(address 3A16))
INT2 interrupt edge selection bit (bit 2 of Interrupt edge selection register
(address 3A16))
CNTR0 active edge switch bit (bit 6 of timer X mode register (address 2716))
CNTR1 active edge switch bit (bit 6 of timer Y mode register (address 2816))
When switching interrupt sources of an interrupt vector address where two or more interrupt
sources are allocated.
Concerned register: Interrupt source selection bit (bit 6 of AD control register (address 3416))
Set the corresponding interrupt enable bit to “0”
(disabled) .
↓
Set the interrupt edge select bit, active edge switch
bit, or the interrupt source select bit.
↓
NOP (One or more instructions)
↓
Set the corresponding interrupt request bit to “0”
(no interrupt request issued).
↓
Set the corresponding interrupt enable bit to “1”
(enabled).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38268MCA-XXXGP | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP100 |
| M3826AMFA-XXXFP | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP100 |
| M3826AMFLXXXGP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP100 |
| M38268MCLXXXFP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP100 |
| M3826AMFLXXXFP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M3826-BK001 | 制造商:Alpha Wire 功能描述: |
| M3826-BK002 | 制造商:Alpha Wire 功能描述: |
| M3826-BK005 | 制造商:Alpha Wire 功能描述: |
| M3826-BK199 | 制造商:Alpha Wire 功能描述: |
| M3826-BLACK-100 | 制造商:Alpha Wire 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。