13
3851 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Fig. 9 Interrupt control
Fig. 10 Structure of interrupt-related registers (1)
Interrupt disable flag (I)
Interrupt request
Interrupt request bit
Interrupt enable bit
BRK instruction
Reset
b7 b0
b7 b0
b7 b0
b7 b0
b7 b0
Interrupt edge selection register
(INTEDGE : address 003A
16
)
INT
0
active edge selection bit
INT
1
active edge selection bit
INT
2
active edge selection bit
INT
3
active edge selection bit
Not used (returns “0” when read)
Interrupt request register 1
(IREQ1 : address 003C
16
)
INT
0
interrupt request bit
SCL/SDA interrupt request bit
INT
1
interrupt request bit
INT
2
interrupt request bit
INT
3
interrupt request bit
I
2
C interrupt request bit
Timer X interrupt request bit
Timer Y interrupt request bit
Interrupt control register 1
(ICON1 : address 003E
16
)
INT
0
interrupt enable bit
SCL/SDA interrupt enable bit
INT
1
interrupt enable bit
INT
2
interrupt enable bit
INT
3
interrupt enable bit
I
2
C interrupt enable bit
Timer X interrupt enable bit
Timer Y interrupt enable bit
0 : No interrupt request issued
1 : Interrupt request issued
Interrupt request register 2
(IREQ2 : address 003D
16
)
Timer 1 interrupt request bit
Timer 2 interrupt request bit
Serial I/O reception interrupt request bit
Serial I/O transmit interrupt request bit
CNTR
0
interrupt request bit
CNTR
1
interrupt request bit
AD converter interrupt request bit
Not used (returns “0” when read)
Interrupt control register 2
(ICON2 : address 003F
16
)
Timer 1 interrupt enable bit
Timer 2 interrupt enable bit
Serial I/O reception interrupt enable bit
Serial I/O transmit interrupt enable bit
CNTR
0
interrupt enable bit
CNTR
1
interrupt enable bit
AD converter interrupt enable bit
Not used (returns “0” when read)
(Do not write “1” to this bit)
0 : Interrupts disabled
1 : Interrupts enabled
0 : Falling edge active
1 : Rising edge active
0 : No interrupt request issued
1 : Interrupt request issued
0 : Interrupts disabled
1 : Interrupts enabled