- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45047 > M38857M8-XXXHP 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | M38857M8-XXXHP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 48/105頁 |
| 文件大?。?/td> | 1403K |
| 代理商： | M38857M8-XXXHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁
44
3885 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Example of Master Transmission
An example of master transmission in the standard clock mode, at
the SCL frequency of 100 kHz and in the ACK return mode is
shown below.
(1) Set a slave address in the high-order 7 bits of the I2C address
register (S0D) and “0” into the RWB bit.
(2) Set the ACK return mode and SCL = 100 kHz by setting “8516”
in the I2C clock control register (S2).
(3) Set “0016” in the I2C status register (S1) so that transmission/
reception mode can become initializing condition.
(4) Set a communication enable status by setting “0816” in the I2C
control register (S1D).
(5) Confirm the bus free condition by the BB flag of the I2C status
register (S1).
(6) Set the address data of the destination of transmission in the
high-order 7 bits of the I2C data shift register (S0) and set “0”
in the least significant bit.
(7) Set “F016” in the I2C status register (S1) to generate a START
condition. At this time, an SCL for 1 byte and an ACK clock au-
tomatically occur.
(8) Set transmit data in the I2C data shift register (S0). At this time,
an SCL and an ACK clock automatically occur.
(9) When transmitting control data of more than 1 byte, repeat step
(8).
(10) Set “D016” in the I2C status register (S1) to generate a STOP
condition if ACK is not returned from slave reception side or
transmission ends.
Example of Slave Reception
An example of slave reception in the high-speed clock mode, at
the SCL frequency of 400 kHz, in the ACK non-return mode and
using the addressing format is shown below.
(1) Set a slave address in the high-order 7 bits of the I2C address
register (S0D) and “0” in the RWB bit.
(2) Set the no ACK clock mode and SCL = 400 kHz by setting
“2516” in the I2C clock control register (S2).
(3) Set “0016” in the I2C status register (S1) so that transmission/
reception mode can become initializing condition.
(4) Set a communication enable status by setting “0816” in the I2C
control register (S1D).
(5) When a START condition is received, an address comparison
is performed.
(6)When all transmitted addresses are “0” (general call):
AD0 of the I2C status register (S1) is set to “1” and an interrupt
request signal occurs.
When the transmitted address matches with the address set
in (1):
ASS of the I2C status register (S1) is set to “1” and an interrupt
request signal occurs.
In the cases other than the above AD0 and AAS of the I2C
status register (S1) are set to “0” and no interrupt request sig-
nal occurs.
(7) Set dummy data in the I2C data shift register (S0).
(8) When receiving control data of more than 1 byte, repeat step (7).
(9) When a STOP condition is detected, the communication ends.
sPrecautions when using multi-master I2C-
BUS interface
(1) Read-modify-write instruction
The precautions when the read-modify-write instruction such as
SEB, CLB etc. is executed for each register of the multi-master
I2C-BUS interface are described below.
I2C data shift register (S0: address 001216)
When executing the read-modify-write instruction for this regis-
ter during transfer, data may become a value not intended.
I2C address register (S0D: address 001316)
When the read-modify-write instruction is executed for this regis-
ter at detecting the STOP condition, data may become a value
not intended. It is because H/W changes the read/write bit
(RWB) at the above timing.
I2C status register (S1: address 001416)
Do not execute the read-modify-write instruction for this register
because all bits of this register are changed by H/W.
I2C control register (S1D: address 001516)
When the read-modify-write instruction is executed for this regis-
ter at detecting the START condition or at completing the byte
transfer, data may become a value not intended. Because H/W
changes the bit counter (BC0-BC2) at the above timing.
I2C clock control register (S2: address 001616)
The read-modify-write instruction can be executed for this register.
I2C START/STOP condition control register (S2D: address
001716)
The read-modify-write instruction can be executed for this register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38858MC-XXXHP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP80 |
| M38867E8AFS | 8-BIT, UVPROM, 5 MHz, MICROCONTROLLER, CQCC80 |
| M38869MCA-XXXHP | 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP80 |
| M38869MFA-XXXGP | 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP80 |
| M38869MCA-XXXGP | 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38857M9-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38857MA-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38857MB-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38857MC-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38857MD-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。