- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377826 > M41ST85WMH6F (意法半導(dǎo)體) 3.0/3.3V I2C Combination Serial RTC, NVRAM Supervisor and Microprocessor Supervisor PDF資料下載
參數(shù)資料
| 型號(hào)： | M41ST85WMH6F |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 3.0/3.3V I2C Combination Serial RTC, NVRAM Supervisor and Microprocessor Supervisor |
| 中文描述： | 3.0/3.3V的I2C串行時(shí)鐘組合，NVRAM中監(jiān)督員和微處理器監(jiān)控 |
| 文件頁數(shù)： | 21/34頁 |
| 文件大小： | 226K |
| 代理商： | M41ST85WMH6F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
21/34
M41ST85W
Power-fail INPUT/OUTPUT
The Power-Fail Input (PFI) is compared to an in-
ternal reference voltage (1.25V). If PFI is less than
the power-fail threshold (V
PFI
), the Power-Fail
Output (PFO) will go low. This function is intended
for use as an undervoltage detector to signal a fail-
ing power supply. Typically PFI is connected
through an external voltage divider (see
Figure
7., page 7
) to either the unregulated DC input (if it
is available) or the regulated output of the V
CC
reg-
ulator. The voltage divider can be set up such that
the voltage at PFI falls below V
PFI
several millisec-
onds before the regulated V
CC
input to the
M41ST85W or the microprocessor drops below
the minimum operating voltage.
During battery back-up, the power-fail comparator
turns off and PFO goes (or remains) low. This oc-
curs after V
CC
drops below V
PFD
(min). When pow-
er returns, PFO is forced high, irrespective of V
PFI
for the write protect time (t
rec
), which is the time
from V
PFD
(max) until the inputs are recognized. At
the end of this time, the power-fail comparator is
enabled and PFO follows PFI. If the comparator is
unused, PFI should be connected to V
SS
and PFO
left unconnected.
Century Bit
Bits D7 and D6 of Clock Register 03h contain the
CENTURY ENABLE Bit (CEB) and the CENTURY
Bit (CB). Setting CEB to a '1' will cause CB to tog-
gle, either from a '0' to '1' or from '1' to '0' at the turn
of the century (depending upon its initial state). If
CEB is set to a '0,' CB will not toggle.
Output Driver Pin
When the FT Bit, AFE Bit and watchdog register
are not set, the IRQ/FT/OUT pin becomes an out-
put driver that reflects the contents of D7 of the
Control Register. In other words, when D7 (OUT
Bit) and D6 (FT Bit) of address location 08h are a
'0,' then the IRQ/FT/OUT pin will be driven low.
Note:
The IRQ/FT/OUT pin is an open drain which
requires an external pull-up resistor.
Battery Low Warning
The M41ST85W automatically performs battery
voltage monitoring upon power-up and at factory-
programmed time intervals of approximately 24
hours. The Battery Low (BL) Bit, Bit D4 of Flags
Register 0Fh, will be asserted if the battery voltage
is found to be less than approximately 2.5V. The
BL Bit will remain asserted until completion of bat-
tery replacement and subsequent battery low
monitoring tests, either during the next power-up
sequence or the next scheduled 24-hour interval.
If a battery low is generated during a power-up se-
quence, this indicates that the battery is below ap-
proximately 2.5 volts and may not be able to
maintain data integrity in the SRAM. Data should
be considered suspect and verified as correct. A
fresh battery should be installed.
If a battery low indication is generated during the
24-hour interval check, this indicates that the bat-
tery is near end of life. However, data is not com-
promised due to the fact that a nominal V
CC
is
supplied. In order to insure data integrity during
subsequent periods of battery back-up mode, the
battery should be replaced. The SNAPHAT top
may be replaced while V
CC
is applied to the de-
vice.
Note
: This will cause the clock to lose time during
the interval the SNAPHAT battery/crystal top is
disconnected.
The M41ST85W only monitors the battery when a
nominal V
CC
is applied to the device. Thus appli-
cations which require extensive durations in the
battery back-up mode should be powered-up peri-
odically (at least once every few months) in order
for this technique to be beneficial. Additionally, if a
battery low is indicated, data integrity should be
verified upon power-up via a checksum or other
technique.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41ST85WMX6E | 3.0/3.3V I2C Combination Serial RTC, NVRAM Supervisor and Microprocessor Supervisor |
| M41ST85WMX6F | 3.0/3.3V I2C Combination Serial RTC, NVRAM Supervisor and Microprocessor Supervisor |
| M41ST95W | 5.0 or 3.0V, 512 bit (64 bit x8) Serial RTC (SPI) SRAM and NVRAM Supervisor(5.0/3.0V, 512位(64位x8)串行RTC(SPI) SRAM和NVRAM監(jiān)控電路) |
| M41T0(中文) | Serial Real-Time Clock(串行實(shí)時(shí)時(shí)鐘) |
| M41T00SC64 | Real-Time Clock + 64Kbit (8192 x 8) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41ST85WMH6F-CUT TAPE | 制造商:ST 功能描述:M41ST Series 3.3 V I2C Serial RTC NVRAM / Microprocessor Superviser - SOH-28 |
| M41ST85WMH6TR | 功能描述:實(shí)時(shí)時(shí)鐘 Advanced Analog RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| M41ST85WMSX6 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| M41ST85WMX | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 OR 3.0V, 512 bit 64 x 8 SERIAL RTC and NVRAM SUPERVISOR |
| M41ST85WMX6 | 功能描述:實(shí)時(shí)時(shí)鐘 Serial 512 (64x8) RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。