- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377826 > M41T11MH6F (意法半導(dǎo)體) Serial Real Time Clock with 56 Bytes of NVRAM PDF資料下載
參數(shù)資料
| 型號： | M41T11MH6F |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Serial Real Time Clock with 56 Bytes of NVRAM |
| 中文描述： | 串行實時時鐘與56字節(jié)的NVRAM |
| 文件頁數(shù)： | 8/29頁 |
| 文件大小： | 154K |
| 代理商： | M41T11MH6F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Operation
M41T11
8/29
2
Operation
The M41T11 clock operates as a slave device on the serial bus. Access is obtained by
implementing a start condition followed by the correct slave address (D0h). The 64 bytes
contained in the device can then be accessed sequentially in the following order:
1
st
Byte: seconds register
2
nd
Byte: minutes register
3
rd
Byte: century/hours register
4
th
Byte: day register
5
th
Byte: date register
6
th
Byte: month register
7
th
Byte: years register
8
th
Byte: control register
9
th
- 64
th
Bytes: RAM
●
●
●
●
●
●
●
●
●
The M41T11 clock continually monitors V
CC
for an out of tolerance condition. Should V
CC
fall below V
SO
, the device terminates an access in progress and resets the device address
counter. Inputs to the device will not be recognized at this time to prevent erroneous data
from being written to the device from an out of tolerance system. When V
CC
falls below V
SO
,
the device automatically switches over to the battery and powers down into an ultra low
current mode of operation to conserve battery life. Upon power-up, the device switches from
battery to V
CC
at V
SO
and recognizes inputs.
2.1
2-wire bus characteristics
This bus is intended for communication between different ICs. It consists of two lines: one
bi-directional for data signals (SDA) and one for clock signals (SCL). Both the SDA and the
SCL lines must be connected to a positive supply voltage via a pull-up resistor.
The following protocol has been defined:
Data transfer may be initiated only when the bus is not busy.
During data transfer, the data line must remain stable whenever the clock line is High.
Changes in the data line while the clock line is High will be interpreted as control
signals.
●
●
●
Accordingly, the following bus conditions have been defined:
2.1.1
Bus not busy.
Both data and clock lines remain High.
2.1.2
Start data transfer.
A change in the state of the data line, from High to Low, while the clock is High, defines the
START condition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41T256YMH7E | 256 Kbit 32K x8 SERIAL RTC |
| M41T256YMH7F | 256 Kbit 32K x8 SERIAL RTC |
| M41T256YMT7E | 256 Kbit 32K x8 SERIAL RTC |
| M41T256YMT7F | 256 Kbit 32K x8 SERIAL RTC |
| M41T315V | Serial access phantom RTC supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41T11MH6F-CUT TAPE | 制造商:ST 功能描述:M41T11 Series 2 to 5.5 V Serial I2C Real Time Clock Surface Mount - SOH-28 |
| M41T11MH6TR | 制造商:STMicroelectronics 功能描述:REAL TIME CLOCK SERL 64BYTE 28PIN SOH - Tape and Reel |
| M41T11SH | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:512 bit 64b x8 Serial Access TIMEKEEPER SRAM |
| M41T256Y | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit 32K x8 SERIAL RTC |
| M41T256Y_07 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256Kbit (32K x 8) serial RTC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。