參數(shù)資料
型號(hào)： M58WR032FB80ZB6E
廠(chǎng)商： 意法半導(dǎo)體
英文描述： 32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
中文描述： 32兆位（含2Mb × 16，多銀行，突發(fā)）1.8V電源快閃記憶體
文件頁(yè)數(shù)： 12/86頁(yè)
文件大?。?/td> 1306K
代理商： M58WR032FB80ZB6E
M58WR032FT, M58WR032FB
12/86
should be as close as possible to the pack-
age). See
Figure 9., AC Measurement Load Cir-
cuit
. The PCB track widths should be sufficient
to carry the required V
PP
program and erase
currents.
BUS OPERATIONS
There are six standard bus operations that control
the device. These are Bus Read, Bus Write, Ad-
dress Latch, Output Disable, Standby and Reset.
See
Table 3., Bus Operations
, for a summary.
Typically glitches of less than 5ns on Chip Enable
or Write Enable are ignored by the memory and do
not affect Bus Write operations.
Bus Read.
Bus Read operations are used to out-
put the contents of the Memory Array, the Elec-
tronic Signature, the Status Register and the
Common Flash Interface. Both Chip Enable and
Output Enable must be at V
IL
in order to perform a
read operation. The Chip Enable input should be
used to enable the device. Output Enable should
be used to gate data onto the output. The data
read depends on the previous command written to
the memory (see
COMMAND INTERFACE
sec-
tion). See Figures
10
,
11
,
12
and
13
Read AC
Waveforms, and Tables
20
and
21
Read AC Char-
acteristics, for details of when the output becomes
valid.
Bus Write.
Bus Write operations write Com-
mands to the memory or latch Input Data to be
programmed. A bus write operation is initiated
when Chip Enable and Write Enable are at V
IL
with
Output Enable at V
IH
. Commands, Input Data and
Addresses are latched on the rising edge of Write
Enable or Chip Enable, whichever occurs first. The
addresses can also be latched prior to the write
operation by toggling Latch Enable. In this case
the Latch Enable should be tied to V
IH
during the
bus write operation.
See Figures
16
and
17
, Write AC Waveforms, and
Tables
22
and
23
, Write AC Characteristics, for
details of the timing requirements.
Address Latch.
Address latch operations input
valid addresses. Both Chip enable and Latch En-
able must be at V
IL
during address latch opera-
tions. The addresses are latched on the rising
edge of Latch Enable.
Output Disable.
The outputs are high imped-
ance when the Output Enable is at V
IH
.
Standby.
Standby disables most of the internal
circuitry allowing a substantial reduction of the cur-
rent consumption. The memory is in stand-by
when Chip Enable and Reset are at V
IH
. The pow-
er consumption is reduced to the stand-by level
and the outputs are set to high impedance, inde-
pendently from the Output Enable or Write Enable
inputs. If Chip Enable switches to V
IH
during a pro-
gram or erase operation, the device enters Stand-
by mode when finished.
Reset.
During Reset mode the memory is dese-
lected and the outputs are high impedance. The
memory is in Reset mode when Reset is at V
IL
.
The power consumption is reduced to the Standby
level, independently from the Chip Enable, Output
Enable or Write Enable inputs. If Reset is pulled to
V
SS
during a Program or Erase, this operation is
aborted and the memory content is no longer valid.
Table 3. Bus Operations
Note: 1. X = Don't care.
2. L can be tied to V
IH
if the valid address has been previously latched.
3. Depends on G.
4. WAIT signal polarity is configured using the Set Configuration Register command.
Operation
E
G
W
L
RP
WAIT
(4)
DQ15-DQ0
Bus Read
V
IL
V
IL
V
IH
V
IL(2)
V
IH
Data Output
Bus Write
V
IL
V
IH
V
IL
V
IL(2)
V
IH
Data Input
Address Latch
V
IL
X
V
IH
V
IL
V
IH
Data Output or Hi-Z
(3)
Output Disable
V
IL
V
IH
V
IH
X
V
IH
Hi-Z
Standby
V
IH
X
X
X
V
IH
Hi-Z
Hi-Z
Reset
X
X
X
X
V
IL
Hi-Z
Hi-Z
相關(guān)PDF資料
PDF描述
M58WR032FB80ZB6F 32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
M58WR032F-ZB 32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
M58WR032F-ZBT RECTIFIER SCHOTTKY SINGLE 1A 40V 25A-ifsm 0.9V-vf 10mA-ir DO-41 5K/REEL-13
M58WR032FB DIODE, SCHOTTKY, 20V, 3A.
M58WR032FT60ZB6E 32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M58WR032FB80ZB6F 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
M58WR032FB80ZB6T 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
M58WR032FT 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
M58WR032FT60ZB6 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
M58WR032FT60ZB6E 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*