- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370992 > M66261FP (Mitsubishi Electric Corporation) 6 x 5 CROSSPOINT SWITCH with MIXING FUNCTION PDF資料下載
參數(shù)資料
| 型號(hào)： | M66261FP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 6 x 5 CROSSPOINT SWITCH with MIXING FUNCTION |
| 中文描述： | 6 × 4交叉點(diǎn)開關(guān)混合功能 |
| 文件頁數(shù)： | 2/6頁 |
| 文件大?。?/td> | 95K |
| 代理商： | M66261FP |
2
MITSUBISHI
DIGITAL ASSP
M66261FP
6
×
5 CROSSPOINT SWITCH with MIXING FUNCTION
Note 3.
↑
: Change from “L” to “H”
: “H” or “L”
Q
0
S : The content of shift register before CK
S
changed
Q
0
L : The content of latch circuit before LE changed from “H” to “L”
×
Analog switches come on in a low-impedance state when the
output of the corresponding latch circuit is “H.” They come off
in a high-impedance stage when the output of the corre-
sponding circuit is “L.”
When direct reset input R
D
changes to “L,” switches 0 and 29
only come on, and others come off. This function backs up
the line if a power failure occurs.
Q
L0
0
Q
S1
Q
0S0
Q
0S0
Q
S0
L
H
Q
S2
Q
0S1
Q
0S1
Q
S3
Q
0S2
Q
0S2
· · · · ·
· · · · ·
· · · · ·
Q
S27
Q
0S26
Q
0S26
Q
S28
Q
0S27
Q
0S27
Q
S29
Q
0S28
Q
0S28
FUNCTION TABLES
(1) 30-bit shift register (Note 3)
Inputs
Operation
mode
Shift
Internal outputs
Q
L1
L
Q
S1
Q
0L1
A
×
×
×
Q
L0
H
Q
S0
Q
0L0
· · · · ·
· · · · ·
· · · · ·
· · · · ·
Q
L27
L
Q
S27
Q
0L27
R
D
×
×
A
L
H
CK
S
↑
↑
LE
L
L
Operation
mode
Reset
Shift
R
D
L
H
H
Q
L3
L
Q
S3
Q
0L3
(2) Latch circuit [
×
30] (Note 3)
Inputs
Internal outputs
CK
S
×
×
×
LE
×
H
L
Q
L2
L
Q
S2
Q
0L2
Q
L28
L
Q
S28
Q
0L28
Q
L29
H
Q
S29
Q
0L29
Q
L1
1
OPERATION TIMING CHART
CKs
R
D
A
LE
Switch on/off setting
29 28 27
1
0
29 28 27
1
0
32 bits
32 bits
Set switch No.
Switch on/off setting
31 30
31 30
Dummy data
Dummy data
Status of switch No. n
OFF
ON
(3) 6
×
5 cross point switch
Q
Ln
L
H
Table 1. Latch Output (Q
LN
) and Corresponding Switch No. n
Latch output
Switch No.
Q
L29
29
Q
L2
2
Q
L3
3
· · · · ·
· · · · ·
Q
L27
27
Q
L28
28
FUNCTION
Serial data input A is the data input of the first step of 30 BIT
SHIFT REGISTER and when latch enable input LE is “L”, the
signal of A shifts shifting registers one by one when shift
clock input CK
S
changes from “L” to “H”, in units of 32 bits.
The first 2 bits of shifting data are ignored and the other 30
bits are stored into LATCH CIRCUIT in parallel when latch
enable LE changes from “L” to “H”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66271FP | OPERATION PANEL CONTROLLER |
| M66272 | LCD CONTROLLER with VRAM |
| M66272FP | LCD CONTROLLER with VRAM |
| M66287FP | 262144-word x 8-bit x 3-FIELD MEMORY |
| M66307FP | LINE SCAN BUFFER with 16-BIT MPU BUS COMPATIBLE INPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66271FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:OPERATION PANEL CONTROLLER |
| M66272 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:LCD CONTROLLER with VRAM |
| M66272FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:LCD CONTROLLER with VRAM |
| M66273FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:LCD CONTROLLER with VRAM |
| M66280FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:5120 x 8-BIT LINE MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。