- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359091 > M69AW048BL70ZB8 (意法半導(dǎo)體) 32 Mbit (2M x16) 3V Asynchronous PSRAM PDF資料下載
參數(shù)資料
| 型號： | M69AW048BL70ZB8 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 32 Mbit (2M x16) 3V Asynchronous PSRAM |
| 中文描述： | 32兆位（200萬× 16）3V的異步移動存儲芯片 |
| 文件頁數(shù)： | 24/29頁 |
| 文件大?。?/td> | 433K |
| 代理商： | M69AW048BL70ZB8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁
M69AW048B
24/29
Table 13. Standby/Power-Down Mode AC Characteristics
Note: 1. Applicable also to Power-up.
2. Applicable when 4Mb, 8Mb and 16Mb PAR mode is programmed
3. Some data might be written into any address location if t
EHWL
(min) is not satisfied.
4. The Input Transition Time (t
τ
) at AC testing is 5ns as shown below. If actual t
τ
is longer than 5ns, it may violate AC specification of
some timing parameters.
Figure 22. Power Down Program AC Waveforms
Note: 1. E2 = High.
2. All address inputs must be High from Cycle 1 to Cycle 5.
3. PDCADD stands for Power-Down Configuration Address. It must be compliant with the format specified in Table
6
otherwise the
data programmed during the Power-Down Program sequence may be incorrect.
4. PDCDAT stands for Power-Down Configuration Data. It must be compliant with the format specified in Table
5
otherwise the data
programmed during the Power-Down Program sequence may be incorrect.
5. t
EHEL
after the end of Cycle 6, the Power Down Program is completed and the device returns to normal operation.
Symbol
Alt.
Parameter
M69AW048B
Unit
Min
Max
t
CLEX
t
CSP
E2 Low Setup Time for Power Down Entry
10
ns
t
EXCH
t
C2LP
E2 Low Hold Time after Power Down Entry
70
ns
t
EHEV (1)
t
CHH
E1 High Hold Time following E2 High after Power-
Down Exit (Deep Power-Down Mode only)
300
μs
t
CHEL (2)
t
CHHP
E1 High Hold Time following E2 High after Power-
Down Exit (not in Deep Power-Down Mode)
1
μs
t
EHCH
t
CHS
E1 High Setup Time following E2 High after Power-
Down Exit
0
μs
t
EHGL
t
CHOX
E1 High to G Invalid Time for Standby Entry
10
ns
t
EHWL (3)
t
CHWX
E1 High to W Invalid Time for Standby Entry
10
ns
t
τ
(4)
t
τ
Input Transition Time
1
25
ns
AI07225c
A0-A20
E1
W
DQ0-DQ15
MSB 2
G
MSB 2
MSB 2
MSB 2
MSB 2
PDCADD3
LB, UB
tAXAV
tAXAVL
4
tAVAX
RDa
RDa
RDa
00
PDCD
4
RDb
Cycle 1
Cycle 2
Cycle 3
Cycle 4
Cycle 5
Cycle 6
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M6D-50 | DOUBLE-BALANCED MIXER |
| M6MGB331S4BKT | 33,554,432-BIT (2,097,152 - WORD BY 16-BIT/4,194,304-WORD BY 8-BIT) CMOS 3.3V-ONLY FLASH MEMORY & 4,194,304-BIT (262,144-WORD BY 16-BIT/524,288-WORD B |
| M6MGB331S8AKT | 33,554,432-BIT (2,097,152 - WORD BY 16-BIT /4,194,304-WORD BY 8-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT /1,048,576-WORD BY 8-BI |
| M6MGB331S8BKT | 33,554,432-BIT (2,097,152 - WORD BY 16-BIT /4,194,304-WORD BY 8-BIT) CMOS FLASH MEMORY & 8,388,608-BIT (524,288-WORD BY 16-BIT /1,048,576-WORD BY 8-BI |
| M6MGD137W34DWG | 134,217,728-BIT (8,388,608-WORD BY 16-BIT) CMOS FLASH MEMORY & 33,554,432-BIT (2,097,152-WORD BY 16-BIT) CMOS MOBILE RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M69AW048BL70ZB8T | 功能描述:靜態(tài)隨機(jī)存取存儲器 32 MBIT (2M X16) 3V Asynch 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| M69KB096AA | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit (4M x16) 1.8V Supply, 80MHz Clock Rate, Burst PSRAM |
| M69KB096AA70CW8 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit (4M x16) 1.8V Supply, 80MHz Clock Rate, Burst PSRAM |
| M69KB096AA85AW8 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit (4M x16) 1.8V Supply, 80MHz Clock Rate, Burst PSRAM |
| M69KB096AB | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit (4Mb x 16), 104MHz Clock Rate, 1.8V Supply, Bare Die, Burst PSRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。