- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359091 > M7010R (意法半導體) 16K x 68-bit Entry NETWORK SEARCH ENGINE PDF資料下載
參數(shù)資料
| 型號： | M7010R |
| 廠商： | 意法半導體 |
| 英文描述： | 16K x 68-bit Entry NETWORK SEARCH ENGINE |
| 中文描述： | 16K的× 68位進入網(wǎng)絡搜索引擎 |
| 文件頁數(shù)： | 20/67頁 |
| 文件大小： | 449K |
| 代理商： | M7010R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
M7010R
20/67
The Command Register
Table 10. Command Register Field Descriptions
Field
Range
Initial Value
Description
SRST
[0]
0
Software Reset.
If '1,' this bit resets the device, with the same effect as the
hardware reset. Internally, it generates a reset pulse lasting for eight CLK
cycles. This bit automatically resets to a '0' during the reset cycle.
DEVE
[1]
0
Device Enable.
If '0,' it keeps the SRAM bus (SADR, WE_L, CE_L, OE_L,
and ALE_L), SSF, and SSV signals in a tri-state condition and forces the
cascade interface output signals LHO[1:0] and BHO[2:0] to '0.' It also keeps
the DQ Bus in Input mode. The purpose of this bit is to make sure that there
is no bus contention when the devices power-up in the system.
TLSZ
[3:2]
01
Table Size.
The host ASIC must program this field to configure the chips into
a table of a certain size. This field affects the pipeline latency of the SEARCH
and LEARN operations as well as the READ and WRITE accesses to the
SRAM (SADR[21:0], CE_L, OE_L, WE_L, ALE_L, SSV, SSF, and ACK).
Once programmed, the SEARCH latency stays constant.
Latency #
CLK Cycles
00: 1 device
4
01: 2-8 devices
5
10: 9-31
devices
6
11: Reserved
HLAT
[6:4]
000
Latency of Hit Signals.
This field adds latency to the SSF, SSV, and ACK
signals by the following number of CLK cycles during SEARCH and ACK
during an SRAM READ access.
000: 0
100: 4
001: 1
101: 5
010: 2
110: 6
011: 3
111: 7
LDEV
[7]
0
Last device in the cascade.
When set, this device is the last device in the
depth-cascaded table and is the default driver for the SSF and SSV signals.
In the event of a SEARCH failure, the device with this bit set drives the hit
signals as follows:
SSF = 0, SSV = 1
During non-search cycles, the device with this bit set drives the signals as
follows:
SSF = 0, SSV = 0
LRAM
[8]
0
Last device on this SRAM Bus.
When set, this device is the last device on
the SRAM bus in the depth-cascaded table and is the default driver for the
SADR, CE_L, WE_L, and ALE_L signals. In cycles where no M7010R
device (in a depth-cascaded table) drives these signals, the signals are
driven as follows:
SADR = 22
’
h3FFFFF, CE_L = 1, WE_L = 1, and ALE_L = 1.
OE_L is always driven by the device for which this bit is set.
相關PDF資料 |
PDF描述 |
|---|---|
| M7020R-050ZA1T | CAP TANT 22UF 10V 20% POLY SMD |
| M7020R-066ZA1T | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-083ZA1T | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M72DW64000B | 64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 16Mbit Pseudo SRAM, 3V Supply, Multiple Memory Product |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M7010R-066ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7010R-083ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16K x 68-bit Entry NETWORK SEARCH ENGINE |
| M701-220442 | 功能描述:USB接頭 USB A SINGLE PC TAIL HORIZONTAL RoHS:否 制造商:FCI 產(chǎn)品:USB Type A Connectors 標準:USB 3.0 端口數(shù)量: 位置/觸點數(shù)量:9 型式:Female 電流額定值:1.8 A 安裝風格:Through Hole 端接類型:Solder Pin 連接器類型:USB 3.0 Receptacle |
| M7012250442 | 制造商:Harwin 功能描述: |
| M701-2250442R | 制造商:Harwin 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。