參數(shù)資料
型號(hào): M74HCT648B1R
廠商: 意法半導(dǎo)體
元件分類: 通用總線功能
英文描述: HCT646 OCTAL BUS TRANSCEIVER/REGISTER 3-STATE HCT648 OCTAL BUS TRANSCEIVER/REGISTER 3-STATE, INV.
中文描述: HCT646八路總線收發(fā)器/注冊(cè)3態(tài)HCT648八路總線收發(fā)器/注冊(cè)三態(tài),刑事調(diào)查。
文件頁數(shù): 3/12頁
文件大小: 201K
代理商: M74HCT648B1R
TRUTH TABLE
HCT646 (The truth table for HCT648 is the same as this, but with the outputs inverted)
G
DIR
CAB CBA SAB SBA
A
B
FUNCTION
H
X
INPUTS
Z
INPUTS
INPUTS
Z
INPUTS
Both the A bus and the B bus are inputs
The output functions of the A and B bus are disabled
Both the A and B bus are used for inputs to the
internal flip-flops. Data at the bus will be stored on
low to high transition of the clock inputs
The A bus are inputs and the B bus are outputs
The data at the A bus are displayed at the B bus
X
X
X
X
X
X
L
H
iNPUTS
L
H
L
H
OUTPUTS
L
H
L
H
X
X*
L
X
X*
L
X
The data at the A bus are displayed at the B bus.
The data of the A bus are stored to the internal
flip-flop on low to high transition of th clock pulse.
X
X*
H
X
X
Qn
The data stored to the internal flip-flop are dispayed
at the B bus
The data at the A bus are stored to the internal flip-
flop on low to high transition of the clock pulse. The
states of the internal flip-flops output directly to the
B bus
X*
H
X
L
H
L
H
L
L
OUTPUTS
L
H
L
H
INPUTS
L
H
L
H
The A bus are outputs and the B bus are inputs
The data at the B bus are displayed at the A bus
X*
X
X
L
X*
X
L
The data at the B bus are displayed at the A bus.
The data of the B bus are stored to the internal flip-
flop on low to high transition of the clock pulse
X*
X
X
H
Qn
X
The data stored to the internal flip-flops are
displayed at the B bus
the data at the B bus are stored to the internal flip-
flop on low to high transition of the clock pulse. The
states of the internal flip-flops output directly to the
A bus
x*
X
H
L
H
L
H
X
Z
Qn
*
: DON’TCARE
:HIGH IMPEDANCE
:THE DATA STOREDTO THE INTERNALFLIP-FLOPSBY MOST RECENT LOWTO HIGHTRANSITIONOF THECLOCK INPUTS
: THEDATA AT THE A ANDB BUS WILLBE STORED TOTHE INTERNALFLIP-FLOPS ONEVERY LOWTOHIGH TRANSITIONOF
THE CLOCK INPUTS
M74HCT646/648
3/12
相關(guān)PDF資料
PDF描述
M74HCT7259B1R 8BIT ADDRESSABLE LATCH/DECODER/RELAIS DRIVER OPEN DRAIN,INVERTING OUTPUT
M74HCT7259M1R 8BIT ADDRESSABLE LATCH/DECODER/RELAIS DRIVER OPEN DRAIN,INVERTING OUTPUT
M74HCT7259M1RTR 8BIT ADDRESSABLE LATCH/DECODER/RELAIS DRIVER OPEN DRAIN,INVERTING OUTPUT
M74HCT74RM13TR DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
M74HCT74-1 DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M74HCT652B1R 功能描述:總線收發(fā)器 Octal Bus Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
M74HCT652RM13TR 功能描述:總線收發(fā)器 Octal Bus Trans/Reg RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
M74HCT688B1R 功能描述:校驗(yàn)器 IC 8-Bit Equality Comp RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel
M74HCT688RM13TR 功能描述:校驗(yàn)器 IC 8-Bit Equality Comp RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓(最大值):6 mV 電源電流(最大值):1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel
M74HCT7007B1R 功能描述:緩沖器和線路驅(qū)動(dòng)器 DISC BY STM 9/01 HEX BUFFER RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel