- 您現(xiàn)在的位置：買賣IC網 > PDF目錄180240 > M7A3P400-FPQG208 FPGA, 400000 GATES, 350 MHz, PQFP208 PDF資料下載
參數資料
| 型號： | M7A3P400-FPQG208 |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 400000 GATES, 350 MHz, PQFP208 |
| 封裝： | 0.50 MM PITCH, GREEN, PLASTIC, QFP-208 |
| 文件頁數： | 208/246頁 |
| 文件大小： | 3010K |
| 代理商： | M7A3P400-FPQG208 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁當前第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁
ProASIC3/E Flash Family FPGAs
2- 52
v2.1
Pin Descriptions
Supply Pins
GND
Ground
Ground supply voltage to the core, I/O outputs, and I/O
logic.
GNDQ
Ground (quiet)
Quiet ground supply voltage to input buffers of I/O
banks.
Within
the
package,
the
GNDQ
plane
is
decoupled from the simultaneous switching noise
originated from the output buffer ground domain. This
minimizes the noise transfer within the package, and
improves input signal integrity. GNDQ must always be
connected to GND on the board.
VCC
Core Supply Voltage
Supply voltage to the FPGA core, nominally 1.5 V. VCC is
required for powering the JTAG state machine in
addition to VJTAG. Even when a ProASIC3 device is in
bypass mode in a JTAG chain of interconnected devices,
both VCC and VJTAG must remain powered to allow JTAG
signals to pass through the ProASIC3 device.
VCCIBx
I/O Supply Voltage
Supply voltage to the bank's I/O output buffers and I/O
logic. Bx is the I/O bank number. There are eight I/O
banks on ProASIC3 devices plus a dedicated VJTAG bank.
Each bank can have a separate VCCI connection. All I/Os
in a bank will run off the same VCCIBx supply. VCCI can be
1.5 V, 1.8 V, 2.5 V, or 3.3 V nominal voltage. Unused I/O
banks should have their corresponding VCCI pins tied to
GND.
VMVx
I/O Supply Voltage (quiet)
Quiet supply voltage to the input buffers of each I/O
bank. x is the bank number. Within the package, the
VMV
plane
is
decoupled
from
the
simultaneous
switching noise originated from the output buffer VCCI
domain. This minimizes the noise transfer within the
package and improves input signal integrity. Each bank
must have at least one VMV connection and no VMV
should be left unconnected. All I/Os in a bank run off the
same VMVx supply. VMV is used to provide a quiet supply
voltage to the input buffers of each I/O bank. VMVx can
be 1.5 V, 1.8 V, 2.5 V, or 3.3 V nominal voltage. Unused I/O
banks should have their corresponding VMV pins tied to
GND. VMV and VCCI should be at the same voltage within
a given I/O bank. Used VMV pins must be connected to
the corresponding VCCI pins of the same bank (i.e., VMV0
to VCCIB0, VMV1 to VCCIB1, etc.).
VCCPLF
PLL Supply Voltage7
Supply voltage to analog PLL, nominally 1.5 V. If unused,
VCCPLF should be tied to either the power supply or GND.
Refer to the PLL application note for a complete board
solution for the PLL analog power supply and ground.
VCOMPLF
PLL Ground7
Ground to analog PLL power supplies. Unused VCOMPLF
pins should be connected to GND.
VJTAG
JTAG Supply Voltage
ProASIC3 devices have a separate bank for the dedicated
JTAG pins. The JTAG pins can be run at any voltage from
1.5 V to 3.3 V (nominal). Isolating the JTAG power supply
in a separate I/O bank gives greater flexibility in supply
selection and simplifies power supply and PCB design. If
the JTAG interface is neither used nor planned for use,
the VJTAG pin together with the TRST pin could be tied to
GND. It should be noted that VCC is required to be
powered for JTAG operation; VJTAG alone is insufficient. If
a ProASIC3device is in a JTAG chain of interconnected
boards, the board containing the ProASIC3 device can be
powered down, provided both VJTAG and VCC to the
ProASIC3 part remain powered; otherwise, JTAG signals
will not be able to transition the ProASIC3 device, even
in bypass mode.
VPUMP
Programming Supply Voltage
ProASIC3
devices
support
single-voltage
ISP
programming of the configuration Flash and FlashROM.
For programming, VPUMP should be 3.3 V nominal.
During normal device operation, VPUMP can be left
floating or can be tied (pulled up) to any voltage
between 0 V and 3.6 V. Programming power supply
voltage (VPP) range is 3.3 V +/- 5%.
When the VPUMP pin is tied to ground, it will shut off the
charge pump circuitry, resulting in no sources of
oscillation from the charge pump circuitry.
For proper programming, 0.01 F and 0.33 F capacitors
(both rated at 16 V) are to be connected in parallel across
VPUMP and GND, and positioned as close to the FPGA pins
as possible.
User Pins
I/O
User Input/Output
The I/O pin functions as an input, output, tristate, or
bidirectional buffer. Input and output signal levels are
compatible with the I/O standard selected.
During programming, I/Os become tristated and weakly
pulled up to VCCI. With VCCI, VMV, and VCC supplies
continuously powered up, when the device transitions
7. The A3P030 device does not support this feature.
相關PDF資料 |
PDF描述 |
|---|---|
| M7A3P400-PQ208I | FPGA, 400000 GATES, 350 MHz, PQFP208 |
| M7A3P400-PQ208 | FPGA, 400000 GATES, 350 MHz, PQFP208 |
| M7A3P400-PQG208I | FPGA, 400000 GATES, 350 MHz, PQFP208 |
| M7A3P400-PQG208 | FPGA, 400000 GATES, 350 MHz, PQFP208 |
| M7A3P600-1FG144I | FPGA, 600000 GATES, 350 MHz, PBGA144 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M7A5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEDIUM CURRENT SILICON RECTIFIERS |
| M7A9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEDIUM CURRENT SILICON RECTIFIERS |
| M7AFS600-1FG256 | 制造商:Microsemi Corporation 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays |
| M7AFS600-1FG256ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Actel Fusion Mixed-Signal FPGAs |
| M7AFS600-1FG256I | 制造商:Microsemi Corporation 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays 制造商:Microsemi SOC Products Group 功能描述:FPGA FUSION 600K GATES 1282.05MHZ 130NM 1.5V 256FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。