參數(shù)資料
型號： MA160014
廠商： Microchip Technology
文件頁數(shù)： 31/71頁
文件大?。?/td> 0K
描述： MOD PLUG-IN 44PIN PIC18LF45K22
標(biāo)準(zhǔn)包裝： 1
系列： PIC® XLP™ 18F
附件類型： 插拔式模塊（PIM）- PIC18LF45K22
適用于相關(guān)產(chǎn)品： PICDEM PIC18 Explorer，DM183032
2010-2012 Microchip Technology Inc.
DS41412E-page 37
PIC18(L)F2X/4XK22
2.6.1.1
OSCTUNE Register
The HFINTOSC/MFINTOSC oscillator circuits are
factory calibrated but can be adjusted in software by
writing to the TUN<5:0> bits of the OSCTUNE register
The default value of the TUN<5:0> is ‘000000’. The
value is a 6-bit two’s complement number.
When
the
OSCTUNE
register
is
modified,
the
HFINTOSC/MFINTOSC frequency will begin shifting to
the new frequency. Code execution continues during this
shift. There is no indication that the shift has occurred.
The TUN<5:0> bits in OSCTUNE do not affect the
LFINTOSC frequency. Operation of features that
depend on the LFINTOSC clock source frequency, such
as the Power-up Timer (PWRT), Watchdog Timer
(WDT),
Fail-Safe
Clock
Monitor
(FSCM)
and
peripherals, are not affected by the change in frequency.
The OSCTUNE register also implements the INTSRC
and PLLEN bits, which control certain features of the
internal oscillator block.
The INTSRC bit allows users to select which internal
oscillator
provides
the
clock
source
when
the
31.25 kHz frequency option is selected. This is covered
in greater detail in Section 2.2.3 “Low Frequency
The PLLEN bit controls the operation of the frequency
multiplier, PLL, for all primary external clock sources
and internal oscillator modes. However, the PLL is
intended for operation with clock sources between
4 MHz and 16 MHz. For more details about the function
of the PLLEN bit, see Section 2.8.2 “PLL in HFIN-
2.7
Register Definitions: Oscillator Tuning
REGISTER 2-3:
OSCTUNE: OSCILLATOR TUNING REGISTER
R/W-0
INTSRC
PLLEN(1)
TUN<5:0>
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
INTSRC: Internal Oscillator Low-Frequency Source Select bit
1
= 31.25 kHz device clock derived from the MFINTOSC or HFINTOSC source
0
= 31.25 kHz device clock derived directly from LFINTOSC internal oscillator
bit 6
PLLEN: Frequency Multiplier 4xPLL for HFINTOSC Enable bit(1)
1
= PLL enabled
0
= PLL disabled
bit 5-0
TUN<5:0>: Frequency Tuning bits – use to adjust MFINTOSC and HFINTOSC frequencies
011111
= Maximum frequency
011110
=
000001
=
000000
= Oscillator module (HFINTOSC and MFINTOSC) are running at the factory calibrated
frequency.
111111
=
100000
= Minimum frequency
Note 1:
The PLLEN bit is active for all the primary clock sources (internal or external) and is designed to operate
with clock frequencies between 4 MHz and 16 MHz.
相關(guān)PDF資料
PDF描述
1-1589476-5 CONN RCPT 15POS 30AWG 30IN
MAX1607ESA+T IC SW USB CURRENT LIMIT 8SOIC
MA180023 MODULE PLUG-IN PIC18F46J11 PIM
1-1589476-8 CONN RCPT 15POS 32AWG 24IN
0210490389 CABLE JUMPER 1.25MM .051M 32POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MA160015 功能描述:子卡和OEM板 PIC16LF1947 PIM RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
MA160016 功能描述:子卡和OEM板 PIC16F1947 PIM RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
MA161 制造商:Panasonic Industrial Company 功能描述:DIODE
MA16101BAN 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS
MA16101BBN 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*