參數(shù)資料
型號(hào): MACH210A-7
廠商: Lattice Semiconductor Corporation
英文描述: High-Density EE CMOS Programmable Logic
中文描述: 高密度電子工程CMOS可編程邏輯
文件頁數(shù): 46/47頁
文件大?。?/td> 347K
代理商: MACH210A-7
MACH210-7/10/12/15/20, Q-12/15/20
8
The I/O Cell
The I/O cell in the MACH210 consists of a three-state
output buffer. The three-state buffer can be configured
in one of three ways: always enabled, always disabled,
or controlled by a product term. If product term control is
chosen, one of two product terms may be used to
provide the control. The two product terms that are
available are common to all I/O cells in a PAL block.
These choices make it possible to use the macrocell as
an output, an input, a bidirectional pin, or a three-state
output for use in driving a bus.
PCI Compliance
The MACH210A-7/10 is fully compliant with the
PCI
Local Bus Specification published by the PCI Special
Interest Group. The MACH210A-7/10’s predictable
timing ensures compliance with the PCI AC specifica-
tions independent of the design. On the other hand, in
CPLD and FPGA architectures without predictable
timing, PCI compliance is dependent upon routing and
product term distribution.
相關(guān)PDF資料
PDF描述
MACH215-12JC High-Density EE CMOS Programmable Logic
MACH215-15JC High-Density EE CMOS Programmable Logic
MACH215-12 High-Density EE CMOS Programmable Logic
MACH221SP-12YC High-Performance EE CMOS Programmable Logic
MACH221SP-15YC SUR ABSORBER 7MM 430V 1250A ZNR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MACH210A7JC 制造商:AMD 功能描述:*
MACH210A-7JC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density EE CMOS Programmable Logic
MACH210A-7VC 制造商:Rochester Electronics LLC 功能描述:- Bulk
MACH210AQ-12 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic
MACH210AQ-12JC 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density EE CMOS Programmable Logic