(Circuit of Figure 1, V+ = DV+ = 5V, V- = -5V, V
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� MAX038CPP+
寤犲晢锛� Maxim Integrated Products
鏂囦欢闋佹暩(sh霉)锛� 12/17闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC GEN WAVEFORM HI-FREQ 20-DIP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 18
闋荤巼锛� 0.1Hz ~ 20MHz
闆绘簮闆诲锛� 4.75 V ~ 5.25 V
闆绘祦 - 闆绘簮锛� 45mA
宸ヤ綔婧害锛� 0°C ~ 70°C
灏佽/澶栨锛� 20-DIP锛�0.300"锛�7.62mm锛�
鍖呰锛� 绠′欢
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 20-PDIP
瀹夎椤炲瀷锛� 閫氬瓟
High-Frequency Waveform Generator
Typical Operating Characteristics
(Circuit of Figure 1, V+ = DV+ = 5V, V- = -5V, VDADJ = VFADJ = VPDI = VPDO = 0V, RL = 1k
惟/, CL = 20pF, TA = +25掳C, unless
otherwise noted.)
0.1
1
100
1000
OUTPUT FREQUENCY
vs. IIN CURRENT
10
100
MAX038-08
IIN CURRENT (
渭A)
OUTPUT
FREQUENCY
(Hz)
10
1
1k
10k
100k
1M
10M
100M
100
渭F
47
渭F
10
渭F
3.3
渭F
1
渭F
100nF
33nF
3.3nF
330pF
100pF
33pF
1.0
0
-3
2
NORMALIZED OUTPUT FREQUENCY
vs. FADJ VOLTAGE
0.2
0.8
MAX038-09
VFADJ (V)
F
OUT
NORMALIZED
0
0.4
-2
-1
1
0.6
3
1.2
1.4
1.6
1.8
2.0
IIN = 100
渭A, COSC = 1000pF
0.85
NORMALIZED OUTPUT FREQUENCY
vs. DADJ VOLTAGE
0.90
1.10
MAX038-17
DADJ (V)
NORMALIZED
OUTPUT
FREQUENCY 1.00
0.95
1.05
IIN = 10
渭A
IIN = 25
渭A
IIN = 50
渭A
IIN = 100
渭A
IIN = 250
渭A
IIN = 500
渭A
2.0
-2.5
-2.0
-1.0
1.0
2.5
DUTY-CYCLE LINEARITY
vs. DADJ VOLTAGE
-2.0
1.0
MAX038-18
DADJ (V)
DUTY-CYCLE
LINEARITY
ERROR
(%)
0
1.5
0
-1.0
-1.5
-0.5
0.5
1.5
IIN = 10
渭A
IIN = 25
渭A
IIN = 50
渭A
IIN = 100
渭A
IIN = 250
渭A
IIN = 500
渭A
60
0
-3
2
DUTY CYCLE vs. DADJ VOLTAGE
10
50
MAX038-16B
DADJ (V)
DUTY
CYCLE
(%)
0
30
20
-2
-1
1
40
70
80
90
100
3
IIN = 200
渭A
MAX038
4
Maxim Integrated
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
DS4000GW/WBGA IC OSC TCXO 16.8MHZ 24-BGA
MS27474E8F98SA CONN RCPT 3POS JAM NUT W/SCKT
MS3106A32-2P CONN PLUG 5POS STRAIGHT W/PINS
AD5245BRJZ100-RL7 IC DGTL POT 256POS 100K SOT23-8
MS3101F32-9S CONN RCPT 14POS FREE HNG W/SCKT
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MAX038CPP+ 鍔熻兘鎻忚堪:IC GEN WAVEFORM HI-FREQ 20-DIP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅傞悩/瑷�(j矛)鏅� - 鍙法绋嬭▓(j矛)鏅傚櫒鍜屾尟钑╁櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:45 绯诲垪:- 椤炲瀷:婧害 - 瑁�(b菙)鍎熸櫠楂旀尟钑╁櫒锛圱CXO锛� 瑷�(j矛)鏁�(sh霉):- 闋荤巼:25MHz 闆绘簮闆诲:3.135 V ~ 3.465 V 闆绘祦 - 闆绘簮:1.5mA 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:16-SOIC锛�0.295"锛�7.50mm 瀵級 鍖呰:绠′欢 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-SOIC W 瀹夎椤炲瀷:琛ㄩ潰璨艰
MAX038CWP 鍔熻兘鎻忚堪:IC GEN WAVEFORM HI-FREQ 20-SOIC RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅傞悩/瑷�(j矛)鏅� - 鍙法绋嬭▓(j矛)鏅傚櫒鍜屾尟钑╁櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:45 绯诲垪:- 椤炲瀷:婧害 - 瑁�(b菙)鍎熸櫠楂旀尟钑╁櫒锛圱CXO锛� 瑷�(j矛)鏁�(sh霉):- 闋荤巼:25MHz 闆绘簮闆诲:3.135 V ~ 3.465 V 闆绘祦 - 闆绘簮:1.5mA 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:16-SOIC锛�0.295"锛�7.50mm 瀵級 鍖呰:绠′欢 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:16-SOIC W 瀹夎椤炲瀷:琛ㄩ潰璨艰
MAX038CWP+ 鍔熻兘鎻忚堪:鏅傞悩鐧�(f膩)鐢熷櫒鍙婃敮鎸佺敘(ch菐n)鍝� RoHS:鍚� 鍒堕€犲晢:Silicon Labs 椤炲瀷:Clock Generators 鏈€澶ц几鍏ラ牷鐜�:14.318 MHz 鏈€澶ц几鍑洪牷鐜�:166 MHz 杓稿嚭绔暩(sh霉)閲�:16 鍗犵┖姣� - 鏈€澶�:55 % 宸ヤ綔闆绘簮闆诲:3.3 V 宸ヤ綔闆绘簮闆绘祦:1 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:QFN-56
MAX038CWP+T 鍔熻兘鎻忚堪:鏅傞悩鐧�(f膩)鐢熷櫒鍙婃敮鎸佺敘(ch菐n)鍝� RoHS:鍚� 鍒堕€犲晢:Silicon Labs 椤炲瀷:Clock Generators 鏈€澶ц几鍏ラ牷鐜�:14.318 MHz 鏈€澶ц几鍑洪牷鐜�:166 MHz 杓稿嚭绔暩(sh霉)閲�:16 鍗犵┖姣� - 鏈€澶�:55 % 宸ヤ綔闆绘簮闆诲:3.3 V 宸ヤ綔闆绘簮闆绘祦:1 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:QFN-56
MAX038CWP-T 鍔熻兘鎻忚堪:鏅傞悩鐧�(f膩)鐢熷櫒鍙婃敮鎸佺敘(ch菐n)鍝� RoHS:鍚� 鍒堕€犲晢:Silicon Labs 椤炲瀷:Clock Generators 鏈€澶ц几鍏ラ牷鐜�:14.318 MHz 鏈€澶ц几鍑洪牷鐜�:166 MHz 杓稿嚭绔暩(sh霉)閲�:16 鍗犵┖姣� - 鏈€澶�:55 % 宸ヤ綔闆绘簮闆诲:3.3 V 宸ヤ綔闆绘簮闆绘祦:1 mA 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:QFN-56