參數(shù)資料
型號(hào)： MAX11040GUU+
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 15/35頁(yè)
文件大?。?/td> 0K
描述： IC ADC 24BIT 4CH 38-TSSOP
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 50
位數(shù)： 24
采樣率（每秒）： 64k
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 4
功率耗散（最大）： 108mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 38-TFSOP（0.173"，4.40mm 寬）
供應(yīng)商設(shè)備封裝： 38-TSSOP
包裝： 管件
輸入數(shù)目和類型： 4 個(gè)差分，雙極
配用： MAXSPCSPARTAN6+-ND - ADC and DAC Eval Expansion Board
MAX11040K/MAX11060
24-/16-Bit, 4-Channel, Simultaneous-Sampling,
Cascadable, Sigma-Delta ADCs
22
Maxim Integrated
DRDYOUT
CS
DATA READ
CHANGE DATA RATE
1
2
15
16
17
DATA AT THE OLD
DATA RATE
DATA AT THE NEW
DATA RATE
Figure 12. Timing Diagram for a Data-Rate Change
The data length of the Data-Rate Control register is 16
bits total for writes and reads (see Table 2). Changes to
the Data-Rate Control register take effect after 16 con-
version periods (Figure 12), i.e., the ADC continues to
operate at the old data rate for another 16 periods. Also,
the last sample at the old data rate (sample 16 in Figure
12) may contain some noise component and should be
discarded. Changes in data rate should be limited to
±5% for correct operation. The data rate register should
not be updated more than once every 32 data rate peri-
ods.
Note: Write to the data rate register in the time window of
10ns after the rising edge of DRDYOUT and 100ns
before the falling edge of DRDYOUT.
The digital filter determines the latency. Latency is
defined as the time between the effective point in time
that a sample is taken and when the resulting digital data
is available for reading (DRDYOUT goes low). The laten-
cy of the converter is specified by the following equation:
Latency = (6 x tDOUT) + (PHI x 1.3μs) + 30μs
where tDOUT is the data output period (inverse of the
programmed sample rate) determined by XINCLOCK
and the selected output data rate, and PHI is the pro-
grammed sampling instant delay for the channel in ques-
tion (0
≤ PHI ≤ 255). The latency is approximately 405μs
at 16ksps.
Because the two filters operate at different output data
rates, a skew builds up between them over the 16 sam-
ples that both are in operation. For example, at 30ksps,
the minimum data rate step size is 0.125%; so over 16
samples, the difference becomes 2%. This causes the
period from sample 16 to sample 17 to be different by
this amount.
相關(guān)PDF資料
PDF描述
VE-B1J-IV-B1 CONVERTER MOD DC/DC 36V 150W
MS27473E18A53SB CONN PLUG 53POS STRAIGHT W/SCKT
MAX1169CEUD+ IC ADC 16BIT 58.6KSPS 14-TSSOP
MAX1162ACUB+T IC ADC 16BIT 200KSPS 10-UMAX
MAX1162ACUB+ IC ADC 16BIT 200KSPS 10-UMAX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX11040GUU/GH9 制造商:Maxim Integrated Products 功能描述:- Rail/Tube
MAX11040GUU+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24Bit 4Ch Simul-Samp Cascadable Sig Delt RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX11040GUU+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24Bit 4Ch Simul-Samp Cascadable Sig Delt RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX11040K 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:24-/16-Bit, 4-Channel, Simultaneous-Sampling, Cascadable, Sigma-Delta ADCs
MAX11040K_1111 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:24-/16-Bit, 4-Channel, Simultaneous-Sampling, Cascadable, Sigma-Delta ADCs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*