參數(shù)資料
型號: MAX19516ETM+T
廠商: Maxim Integrated Products
文件頁數(shù): 32/35頁
文件大小: 0K
描述: IC ADC 10BIT 2CH 100MSPS 48TQFN
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 2,500
位數(shù): 10
采樣率(每秒): 100M
數(shù)據(jù)接口: 串行,并聯(lián)
轉換器數(shù)目: 2
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-WFQFN 裸露焊盤
供應商設備封裝: 48-TQFN-EP(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 4 個單端,單極;2 個差分,單極
MAX19516
Dual-Channel, 10-Bit, 100Msps ADC
6
_______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = VOVDD = 1.8V, internal reference, differential clock, VCLK = 1.5VP-P, fCLK = 100MHz, AIN = -0.5dBFS, data output termina-
tion = 50
, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
POWER-MANAGEMENT CHARACTERISTICS
Wake-Up Time from Shutdown
tWAKE
Internal reference, CREFIO = 0.1F (10
τ)5
ms
Wake-Up Time from Standby
tWAKE
Internal reference
15
s
SERIAL-PORT INTERFACE TIMING (Note 2) (Figure 7)
SCLK Period
tSCLK
50
ns
SCLK to
CS Setup Time
tCSS
10
ns
SCLK to
CS Hold Time
tCSH
10
ns
SDIN to SCLK Setup Time
tSDS
Serial-data write
10
ns
SDIN to SCLK Hold Time
tSDH
Serial-data write
0
ns
SCLK to SDIN Output Data Delay
tSDD
Serial-data read
10
ns
TIMING CHARACTERISTICS—DUAL BUS PARALLEL MODE (Figure 9) (Default Timing, see Table 5)
Clock Pulse-Width High
tCH
5.0
ns
Clock Pulse-Width Low
tCL
5.0
ns
Clock Duty Cycle
tCH/tCLK
30 to 70
%
CL = 10pF, VOVDD = 1.8V (Note 2)
2.1
4.0
5.8
Data Delay After Rising Edge of
CLK+
tDD
CL = 10pF, VOVDD = 3.3V
3.1
ns
Data to DCLK Setup Time
tSETUP
CL = 10pF, VOVDD = 1.8V (Note 2)
8.1
8.7
ns
Data to DCLK Hold Time
tHOLD
CL = 10pF, VOVDD = 1.8V (Note 2)
0.6
1.3
ns
TIMING CHARACTERISTICS—MULTIPLEXED BUS PARALLEL MODE (Figure 10) (Default Timing, see Table 5)
Clock Pulse-Width High
tCH
5.0
ns
Clock Pulse-Width Low
tCL
5.0
ns
Clock Duty Cycle
tCH/tCLK
30 to 70
%
CL = 10pF, VOVDD = 1.8V (Note 2)
2.1
3.9
5.8
Data Delay After Rising Edge of
CLK+
tDD
CL = 10pF, VOVDD = 3.3V
3.1
ns
Data to DCLK Setup Time
tSETUP
CL = 10pF, VOVDD = 1.8V (Note 2)
2.9
3.9
ns
Data to DCLK Hold Time
tHOLD
CL = 10pF, VOVDD = 1.8V (Note 2)
0.4
1.1
ns
DCLK Duty Cycle
tDCH/tCLK
CL = 10pF, VOVDD = 1.8V (Note 2)
41
50
59
%
MUX Data Duty Cycle
tCHA/tCLK
CL = 10pF, VOVDD = 1.8V (Note 2)
41
50
59
%
TIMING CHARACTERISTICS—SYNCHRONIZATION (Figure 12)
Setup Time for Valid Clock Edge
tSUV
Edge mode (Note 2)
0.7
ns
Hold-Off Time for Invalid Clock
Edge
tHO
Edge mode (Note 2)
0.5
ns
Minimum Synchronization Pulse
Width
Relative to input clock period
2
Cycles
相關PDF資料
PDF描述
MAX19700ETM+T IC ANLG FRNT END 48-TQFN
MAX19705ETM+ IC ANLG FRNT END 48-TQFN
MAX19706ETM+T IC ANLG FRNT END 48-TQFN
MAX19707ETM+T IC ANLG FRNT END 48-TQFN
MAX19708ETM+ IC ANLG FRONT END 11MSPS 48-TQFN
相關代理商/技術參數(shù)
參數(shù)描述
MAX19516EVKIT+ 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 MAX19505-07/15-17 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX19517ETM+ 功能描述:模數(shù)轉換器 - ADC 10-Bit 2Ch 130Msps 1.8V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX19517ETM+T 功能描述:模數(shù)轉換器 - ADC 10-Bit 2Ch 130Msps 1.8V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX19517EVKIT+ 功能描述:數(shù)據(jù)轉換 IC 開發(fā)工具 MAX19517 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
MAX1951AESA+ 功能描述:直流/直流開關調節(jié)器 1MHz 2A 2.6-5.5V PWM DC/DC Step-Down RoHS:否 制造商:International Rectifier 最大輸入電壓:21 V 開關頻率:1.5 MHz 輸出電壓:0.5 V to 0.86 V 輸出電流:4 A 輸出端數(shù)量: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:PQFN 4 x 5