- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2009 > MAX19712ETN+T (Maxim Integrated Products)IC ANLG FRNT END 56-TQFN PDF資料下載
參數(shù)資料
| 型號： | MAX19712ETN+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ANLG FRNT END 56-TQFN |
| 產(chǎn)品變化通告： | Product Discontinuation 09/Jun/2011 |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 位數(shù)： | 10 |
| 通道數(shù)： | 2 |
| 功率（瓦特）： | 50mW |
| 電壓 - 電源，模擬： | 3V |
| 電壓 - 電源，數(shù)字： | 3V |
| 封裝/外殼： | 56-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 56-TQFN-EP（7x7） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
20
______________________________________________________________________________________
MAX19712
10-Bit, 22Msps, Full-Duplex
Analog Front-End
20
______________________________________________________________________________________
Tx DAC Timing
Figure 5 shows the relationship among the clock, input
data, and analog outputs. Channel ID data is latched on
the falling edge of the clock signal, and channel QD data is
latched on the rising edge of the clock signal, at which
point both ID and QD outputs are simultaneously updated.
3-Wire Serial Interface and
Operation Modes
The 3-wire serial interface controls the MAX19712 oper-
ation modes as well as the three 12-bit aux-DACs and
the 10-bit aux-ADC. Upon power-up, program the
MAX19712 to operate in the desired mode. Use the 3-
wire serial interface to program the device for shutdown,
idle, standby, FD, Rx, Tx, aux-DAC controls, or aux-ADC
conversion. A 16-bit data register sets the mode control
as shown in Table 3. The 16-bit word is composed of
four control bits (A3–A0) and 12 data bits (D11–D0).
Data is shifted in MSB first (D11) and LSB last (A0) for-
mat. Table 4 shows the MAX19712 power-management
modes. Table 5 shows the SPI-controlled Tx, Rx, and FD
modes. The serial interface remains active in all modes.
SPI Register Description
Program the control bits, A3–A0, in the register as shown
in Table 3 to select the operating mode. Modify A3–A0
bits to select from ENABLE-16, Aux-DAC1, Aux-DAC2,
Aux-DAC3, IOFFSET, QOFFSET, COMSEL, Aux-ADC,
ENABLE-8, and WAKEUP-SEL modes. ENABLE-16 is the
default operating mode (see Table 6). This mode allows
for shutdown, idle, and standby states as well as switch-
ing between FAST, SLOW, Rx and Tx modes and the FD
mode. Tables 4 and 5 show the required SPI settings for
each mode.
In ENABLE-16 mode, the aux-DACs have independent
control bits E4, E5, and E6, and bit E9 enables the aux-
ADC. Table 7 shows the auxiliary DAC enable codes.
Table 8 shows the auxiliary ADC enable code. Bits E11
and E10 are reserved. Program bits E11 and E10 to
logic-low. Bits E3, E7, and E8 are not used.
Modes aux-DAC1, aux-DAC2, and aux-DAC3 select the
aux-DAC channels named DAC1, DAC2, and DAC3 and
hold the data inputs for each DAC. Bits _D11–_D0 are
the data inputs for each aux-DAC and can be pro-
grammed through SPI. The MAX19712 also includes
two 6-bit registers that can be programmed to adjust the
offsets for the Tx DAC ID and QD channels indepen-
dently (see Table 9). Use the COMSEL mode to select
the output common-mode voltage with bits CM1 and
CM0 (see Table 10). Use aux-ADC mode to start the
auxiliary ADC conversion (see the
10-Bit, 333ksps
Auxiliary ADC section for details). Use ENABLE-8 mode
for faster enable and switching between shutdown, idle,
and standby states as well as switching between FAST,
SLOW, Rx and Tx modes and the FD mode.
The WAKEUP-SEL register selects the operating mode
that the MAX19712 is to enter immediately after coming
out of shutdown (Table 11). See the
Wake-Up Function
section for more information.
Shutdown mode offers the most dramatic power sav-
ings by shutting down all the analog sections (including
the reference) of the MAX19712. In shutdown mode,
the Rx ADC digital outputs are in tri-state mode, the Tx
DAC digital inputs are internally pulled to OVDD, and
the Tx DAC outputs are at 0V. When the Rx ADC out-
puts transition from tri-state to active mode, the last
converted word is placed on the digital output bus. The
Tx DAC previously stored data is lost when coming out
of shutdown mode. The wake-up time from shutdown
mode is dominated by the time required to charge the
capacitors at REFP, REFN, and COM. In internal refer-
ence mode and buffered external reference mode, the
wake-up time is typically 500s to enter Rx mode,
26.2s to enter Tx mode, and 500s to enter
FD mode.
In all operating modes the Tx DAC inputs DA0–DA9 are
internally pulled to OVDD. To reduce the supply current of
the MAX19712 in shutdown mode do not pull DA0–DA9
low. This consideration is especially important in shut-
down mode to achieve the lowest quiescent current.
In idle mode, the reference and clock distribution cir-
cuits are powered, but all other functions are off. The
Rx ADC outputs AD0–AD9 are forced to tri-state. The
Tx DAC DA0–DA9 inputs are internally pulled to OVDD,
while the Tx DAC outputs are at 0V. The wake-up time
is 7.2s to enter Rx mode, 5.1s to enter Tx mode, and
7.2s to enter FD mode. When the Rx ADC outputs
transition from tri-state to active, the last converted
word is placed on the digital output bus.
In standby mode, the reference is powered but all other
device functions are off. The wake-up time from stand-
by mode is 7.1s to enter Rx mode, 22.8s to enter Tx
mode, and 22.8s to enter FD mode. When the Rx ADC
outputs transition from tri-state to active, the last con-
verted word is placed on the digital output bus.
FAST and SLOW Rx and Tx Modes
The MAX19712 features FAST and SLOW modes for
switching between Rx and Tx operation. In FAST Tx
mode, the Rx ADC core is powered on but the ADC digi-
tal outputs AD0–AD9 are tri-stated. The Tx DAC digital
bus is active and the DAC core is fully operational.
In FAST Rx mode, the Tx DAC core is powered on. The
Tx DAC outputs are set to midscale. In this mode, the Tx
DAC input bus is disconnected from the DAC core and
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX19713ETN+T | IC ANLG FRNT END 56-TQFN |
| MAX271ENG+ | IC FILTER LOWPASS PROG 24-DIP |
| MAX274ACWI+T | IC FILTER ANALOG 8TH-ORD 28SOIC |
| MAX281AEWE+ | IC FILTER 5TH-ORD BESSEL 16-SOIC |
| MAX294CSA+ | IC FILTER LOWPASS 8TH 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX19712EVCMODU+ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX19710/13 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX19712EVKIT | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 10-Bit 22Msps Full-Duplex Analog Front-End RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX19712EVKIT+ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX19710/13 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX19713C/D+GG3 | 功能描述:ADC / DAC多通道 Ultra-Low Power AFE with Integrated Tx DACs Rx ADCs and Auxiliary Control Data Converters RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX19713C/D-GG3 | 功能描述:ADC / DAC多通道 10-Bit 45Msps Full-Duplex Analog Front-End RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。