xvii
TABLES
Table 1.2-1
MB89980 Series Product Lineup ............................................................................................... 24
Table 1.2-2
MB89980 Series CPU and Peripheral Functions ...................................................................... 25
Table 1.3-1
Package and Corresponding Products ...................................................................................... 27
Table 1.7-1
Pin Description .......................................................................................................................... 38
Table 1.7-2
I/O Circuit Type .......................................................................................................................... 42
Table 3.1-1
General-purpose Register Areas ............................................................................................... 54
Table 3.1-2
Vector Table .............................................................................................................................. 55
Table 3.2-1
Interrupt Level ........................................................................................................................... 61
Table 3.4-1
Interrupt Request and Interrupt Vector ...................................................................................... 66
Table 3.4-2
Interrupt Level Setting Bit and Interrupt Level ........................................................................... 67
Table 3.5-1
Reset Source ............................................................................................................................. 77
Table 3.5-2
Reset Source and Oscillation Stabilization Delay Time ............................................................. 78
Table 3.6-1
System Clock Control Register (SYCC) Bits ............................................................................. 91
Table 3.6-2
Clock Mode Operating States .................................................................................................... 93
Table 3.6-3
Main Clock Startup Conditions vs. Oscillation Stabilization Delay Time ................................... 97
Table 3.7-1
Operating States of the CPU and Peripheral Functions in Standby Modes .............................. 99
Table 3.7-2
Standby Control Register (STBC) Bits .................................................................................... 106
Table 3.7-3
Changing to/wake-up from Clock Modes (Options: Power-on Reset, Two Clocks) ................ 108
Table 3.7-4
Changing to/wake-up from Standby Modes (Options: Power-on Reset, Two Clocks) ............ 109
Table 3.7-5
Changing to/wake-up from Clock Modes (Options: Without Power-on Reset, Two Clocks) .. 111
Table 3.7-6
Changing to/Wake-up from Standby Modes (Options: Without Power-on Reset, Two Clocks) ....
112
Table 3.7-7
Changing to Main Clock Mode Run State and Reset (One-Clock Option) .............................. 114
Table 3.7-8
Changing to/wake-up from Standby Modes (Options: Power-on Reset, Two Clocks) ............ 114
Table 3.7-9
Standby Control Register (STBC) Low-Power Consumption Mode Settings .......................... 116
Table 3.8-1
Mode Pin Setting ..................................................................................................................... 117
Table 3.8-2
Mode Pins and Mode Data ...................................................................................................... 118
Table 4.1-1
Port Function ........................................................................................................................... 121
Table 4.1-2
Port Registers .......................................................................................................................... 122
Table 4.2-1
Port-0 and Port-1 Pins ............................................................................................................. 124
Table 4.2-2
Correspondence between Pin and Register for Port-0 and Port-1 .......................................... 126
Table 4.2-3
Port-0 and Port-1 Register Function ........................................................................................ 127
Table 4.2-4
Port-0 and Port-1 Pin State ..................................................................................................... 131
Table 4.3-1
Port-2 Pin ................................................................................................................................ 133
Table 4.3-2
Correspondence between Pin and Register for Port 2 ............................................................ 135