- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69021 > MB90F428GPF 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90F428GPF |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 32/99頁(yè) |
| 文件大?。?/td> | 1714K |
| 代理商： | MB90F428GPF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
MB90420G/5G (A) Series
38
3.
Input Capture
This circuit is composed of a 16-bit free-run timer and four 16-bit input capture circuits.
(1) Input capture (
× 4)
The input capture circuits consist of four independent external input pins and corresponding capture registers
and control registers. When the specified edge of the external signal input (at the input pin) is detected, the value
of the 16-bit free-run timer is saved in the capture register, and at the same time an interrupt can also be
generated.
The valid edge (rising edge, falling edge, both edges) of the external signal can be selected.
The four input capture circuits can operate independently.
The interrupt can be generated from the valid edge of the external input signal.
(2) 16-bit free-run timer (
× 1)
The 16-bit free-run timer is composed of a 16-bit up-counter, control register, 16-bit compare register, and
prescaler. The output values from this counter are used as the base time for the input capture circuits.
The counter clock operation can be selected from 8 options. The eight internal clock settings are
φ, φ/2, φ/4,
φ/8, φ/16, φ/32, φ/64, φ/128 where φ represents the machine clock cycle.
Interrupts can be generated from overflow events, or from compare match events with the compare register.
(Compare match operation requires a mode setting.)
The counter value can be initialized to “0000H” by a reset, soft clear, or a compare match with the compare
register.
(3) Block diagram
IVF
IVFE STOP MODE SCLR CLK2 CLK1 CLK0
φ
MSI3
0
ICLR
EG11
EG10
EG01
EG00
ICRE
IN0/2
IN1/3
ICP0
ICP1
ICE0
ICE1
interrupt
#31 (1FH)
Divider
Clock
16-bit free-run timer
F
2
MC-16LX
b
u
s
16-bit compare clear register
Compare circuit
Interrupt
#33 (21H)
A/D startup
Capture data register 0/2
Capture data register 1/3
Edge detection
Interrupt
#19
, #23
Interrupt
#15
, #21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90F474HPF | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100 |
| MB90474PF | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| MB90478PFV | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP100 |
| MB90473PFV | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP100 |
| MB90474PFV | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90F438LSPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F438LSPMCR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F439PMCR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F439SPFR-GE1 | 制造商:FUJITSU 功能描述: |
| MB90F439SPFV-GE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。