參數(shù)資料
型號(hào): MB91306RPFV
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: 32-Bit Microcontroller
中文描述: 32-BIT, 66 MHz, RISC MICROCONTROLLER, PQFP120
封裝: LEAD FREE, PLASTIC, LQFP-120
文件頁數(shù): 22/96頁
文件大小: 963K
代理商: MB91306RPFV
MB91307 Series
22
Alignment error (emulator debugger)
Assume that instruction alignment error break is enabled and an instruction that causes a wait is executed
between an instruction to read a branch destination address from memory and a branch instruction. Under these
conditions, an instruction alignment error occurs at a point where an instruction alignment error cannot occur
originally, an ICE break occurs, and execution of instructions stops. Then, a message indicating an unknown
break factor or a CPU error break is output.
Furthermore, even if an instruction break is set for the branch destination address at the point where the above
error occurs, a break might not occur.
This problem occurs if the following three types of instructions are executed successively:
(1) LD or DMOV instructions causing a wait (reading a branch destination address)
LD
@Rj,Ri
LDUH @Rj,RI
LD
@(R13,Rj)Ri
LDUH @(R13,Rj),Ri
LD
@(R14,disp10),Ri LDUH @(R14,disp9),Ri LDUB @(R14,disp8),Ri
LD
@R15+,Ri
LD @R15+,Rs
DMOV @dir10,R13
DMOVH @dir9,R13
LDUB @(R13,Rj),Ri
LD @R15+,PS
DMOVB @dir8,R13
(2) Instructions causing a wait (reading F-bus RAM or external memory)
(3) Branch instructions such as JMP @Ri, JMP: D @Ri, CALL @Ri, CALL: D @Ri, RET, and RET: D
Example:
LD@R1,R0
;read F-bus RAM
LD@R2,R3
;read F-bus RAM
CALL @R0
Avoid this notes as follows:
Assume that instruction alignment error break is enabled and an instruction that causes a wait is executed
between an instruction to read a branch destination address from memory and a branch instruction. Under these
conditions, an instruction alignment error occurs at a point where an instruction alignment error cannot occur
originally, an ICE break occurs, and execution of instructions stops. Then, a message indicating an unknown
break factor or a CPU error break is output.
Furthermore, even if an instruction break is set for the branch destination address at the point where the above
error occurs, a break might not occur.
Avoid this problem as follows:
To avoid the incorrect alignment error as described above, turn off the alignment error function in debugger
function setup.
To perform the instruction break correctly, set the break point in an address other than the branch destination
address.
Operand break
A stack pointer placed in an area set for a DSU operand break can cause a malfunction. Do not apply a data
event break to access to the area containing the address of a system stack pointer.
相關(guān)PDF資料
PDF描述
MB91V307RCR 32-Bit Microcontroller
MB91307RPFV 32-Bit Microcontroller
MB91307 32-Bit Microcontroller
MB91354APMT 32-Bit Proprietary Microcontroller
MB91V350A 32-Bit Proprietary Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB91307 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit Microcontroller
MB91307B 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit Microcontroller
MB91307BPFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit Microcontroller
MB91307RPFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-Bit Microcontroller
MB91310 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:Proprietary 32-bit Microcontroller