參數(shù)資料
型號(hào): MB91F223SPFV-GSE1
元件分類: 微控制器/微處理器
英文描述: RISC MICROCONTROLLER, PQFP144
封裝: 20 X 20 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-144
文件頁(yè)數(shù): 41/46頁(yè)
文件大?。?/td> 2487K
代理商: MB91F223SPFV-GSE1
USB DEVICE CONTROLLER
M66290AGP/FP
MITSUBISHI <DIGITAL ASSP>
52
Pause-IR
Update-IR
1
0
1
0
1
0
1
0
1
0
A
Y
B
A/B
D
Q
T
D
Q
T
Shift-DR/IR
Clock-DR/IR
Update-DR/IR
0
1
0
1
0
1
0
Exit2-IR
Exit1-IR
Shift-IR
Capture-IR
Select-IR-Scan
Exit2-IR
Select-DR-Scan
Capture-DR
Shift-DR
Exit1-DR
Pause-DR
Exit2-DR
Update-DR
Test-Logic-Reset
Run-Test-/Idle
1
Data input
From previous
cell
Input select
Test reset
Parallel output
stage
Data output
To next cell
Shift register
stage
note: 0,1 shows the status of TMS input signal
Figure. Status shif t of TAP controller
Abstract of JTAG operations
There are f our basic access to command register
and to data register. And the access is executed
based on the status shif t of TAP controller.
TAP controller is shif ted of its status by the TMS
input and make a control signal which is needed to
each state.
Capture operation
Result of the boundary scan test or the f ixed
data which is def ined to each register, is sampled.
For operation, load the input data into shif t register
stage.
Shif t operation
Through the boundary scan path, access f rom external
is done. M66290A set the data f rom external and at the
same time, output the data which is sampled by capture
operation.
For register operation, right shif t is executed among
shif t register stage of each bit.
Figure. Basic construction of JTAG related register
IR path sequence
Update operation
In shif t operation, driv e the data which is set by external.
For register operation, transf er the v alue which is set to
shif t register stage, to parallel output stage.
JTAG interf ace shif ts the internal state according to TMS
input, and do two kinds of operations as f ollows. Both are
basically
executed in turn of "Capture -> Shif t -> Update".
Set the command code into command register and when
path sequence comes, select the data register which is
the object of the operation.
DR path sequence
To selected data register, ref er or set the data.
相關(guān)PDF資料
PDF描述
MB91F267APMC 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP64
MB91F267NAPMC 32-BIT, FLASH, 33 MHz, RISC MICROCONTROLLER, PQFP64
MB91F361GAPFVS 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP208
MB91F361G 32-BIT, MROM, 64 MHz, MICROCONTROLLER, PQFP208
MB91F368GA 32-BIT, FLASH, 64 MHz, RISC MICROCONTROLLER, PQFP120
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB91F233 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller
MB91F233APFF-GE1 制造商:FUJITSU 功能描述:IC 32BIT MCU 5V SMD LQFP120
MB91F233L 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller
MB91F233LLGA-GE1 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller
MB91F233LPFF-GE1 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller