- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377942 > MBM29F016A-70 (Fujitsu Limited) 16M (2M X 8) BIT PDF資料下載
參數(shù)資料
| 型號(hào)： | MBM29F016A-70 |
| 廠商： | Fujitsu Limited |
| 英文描述： | 16M (2M X 8) BIT |
| 中文描述： | 1,600（2米× 8）位 |
| 文件頁數(shù)： | 17/43頁 |
| 文件大小： | 458K |
| 代理商： | MBM29F016A-70 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
17
MBM29F016A
-70/-90/-12
output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operations
and DQ
7
has a valid data, the data outputs on DQ
0
to DQ
6
may be still invalid. The valid data on DQ
0
to DQ
7
will
be read on the successive read attempts.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase
Algorithm, Erase Suspend, erase-suspend-program mode, or sector erase time-out. (See Table 7.)
See Figure 9 for the Data Polling timing specifications and diagrams.
DQ
6
Toggle Bit I
The MBM29F016A also features the “Toggle Bit I” as a method to indicate to the host system that the embedded
algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (OE toggling) data from
the device at any addresswill result in DQ
6
toggling between one and zero. Once the Embedded Program or
Erase Algorithm cycle is completed, DQ
6
will stop toggling and valid data will be read on the nextsuccessive
attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth WE pulse in the four
write pulse sequence. For chip erase, and sector erase the Toggle Bit I is valid after the rising edge of the sixth
WE pulse in the six write pulse sequence. For Sector Erase, the Toggle Bit I is valid after the last rising edge of
the sector erase WE pulse. The Toggle Bit I is active during the sector erase time out.
In programming, if the sector being written to is protected, the Toggle Bit I will toggle for about 2
μ
s and then
stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for
the ones that are protected. If all selected sectors are protected, the chip will toggle the Toggle Bit I for about
100
μ
s and then drop back into read mode, having changed none of the data.
Either CE or OE toggling will cause the DQ
6
to toggle. In addition, an Erase Suspend/Resume command will
cause DQ
6
to toggle.
See Figure 10 for the Toggle Bit I timing specifications and diagrams.
DQ
5
Exceeded Timing Limits
DQ
5
will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under
these conditions DQ
5
will produce a “1”. This is a failure condition which indicates that the program or erase
cycle was not successfully completed. Data Polling DQ
7
, DQ
6
is the only operating function of the device under
this condition. The CE circuit will partially power down the device under these conditions (to approximately 2
mA). The OE and WE pins will control the output disable functions as described in Table 2.
The DQ
5
failure condition may also appear if a user tries to program a 1 to a location that is previously programmed
to 0. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the
system never reads a valid data on DQ
7
bit and DQ
6
never stops toggling. Once the device has exceeded timing
limits, the DQ
5
bit will indicate a “1.” Please note that this is not a device failure condition since the device was
incorrectly used. If this occurs, reset the device.
DQ
3
Sector Erase Timer
After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ
3
will
remain low until the time-out is complete. Data Polling and Toggle Bit I are valid after the initial sector erase
command sequence.
If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ
3
may
be used to determine if the sector erase timer window is still open. If DQ
3
is high (“1”) the internally controlled
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29F016A-90 | 16M (2M X 8) BIT |
| MBM29F016 | 16M (2M ×8) Bit Flash Memory( 單5V 電源電壓2M ×8位閃速存儲(chǔ)器) |
| MBM29F017-12 | 16M (2M ×8) Bit Flash Memory( 單5V 電源電壓2M ×8閃速存儲(chǔ)器) |
| MBM29F017-90 | 16M (2M ×8) Bit Flash Memory( 單5V 電源電壓2M ×8閃速存儲(chǔ)器) |
| MBM29F017A | 2.2A, 2.7-5.5V Single Hot-Swap IC Hi-Side MOSFET, Fault Report, Act-High Enable 8-SOIC -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29F016A-70PFTN | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M x 8) BIT |
| MBM29F016A-70PFTR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16M (2M X 8) BIT |
| MBM29F016A-90 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M x 8) BIT |
| MBM29F016A-90PFTN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16M (2M X 8) BIT |
| MBM29F016A-90PFTR | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 16M (2M x 8) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。