- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377943 > MBM29F080-90 (Fujitsu Limited) 8M (1M ×8) BIT Flash Memory(1M ×8 位5V 電源電壓閃速存儲器) PDF資料下載
參數(shù)資料
| 型號： | MBM29F080-90 |
| 廠商： | Fujitsu Limited |
| 英文描述： | 8M (1M ×8) BIT Flash Memory(1M ×8 位5V 電源電壓閃速存儲器) |
| 中文描述： | 8米（1米× 8）位快閃記憶體（1米× 8位5V的電源電壓閃速存儲器） |
| 文件頁數(shù)： | 19/50頁 |
| 文件大小： | 667K |
| 代理商： | MBM29F080-90 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
19
MBM29F080
-90/-12
For example, DQ
2
and DQ
6
can be used together to determine the erase-suspend-read mode (DQ
2
toggles while
DQ
6
does not). See also Table 7 and Figure 14.
Furthermore, DQ
2
can also be used to determine which sector is being erased. When the device is in the erase
mode, DQ
2
toggles if this bit is read from the erasing sector.
RY/BY
Ready/Busy
The MBM29F080 provides a RY/BY open-drain output pin as a way to indicate to the host system that the
Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with
either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase
operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands
with the exception of the Erase Suspend command. If the MBM29F080 is placed in an Erase Suspend mode,
the RY/BY output will be high, by means of connecting with a pull-up resistor to V
CC
.
During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase
operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate
a busy condition during RESET pulse. Refer to Figure 10 for a detailed timing diagram. The RY/BY pin is pulled
high in standby mode.
Since this is an open-drain output, several RY/BY pins can be tied together in parallel with a pull-up resistor to V
CC
.
RESET
Hardware Reset
The MBM29F080 device may be reset by driving the RESET pin to V
IL
. The RESET pin must be kept low (V
IL
)
for at least 500 ns. Any operation in progress will be terminated and the internal state machine will be reset to
the read mode 20
μ
s after the RESET pin is driven low. If a hardware reset occurs during a program operation,
the data at that particular location will be indeterminate.
When the RESET pin is low and the internal reset is complete, the device goes to standby mode and cannot be
accessed. Also, note that all the data output pins are tri-stated for the duration of the RESET pulse. Once the
RESET pin is taken high, the device requires 500 ns of wake up time until outputs are valid for read access.
The RESET pin may be tied to the system reset input. Therefore, if a system reset occurs during the Embedded
Program or Erase Algorithm, the device will be automatically reset to read mode and this will enable the system's
microprocessor to read the boot-up firmware from the Flash memory.
Data Protection
The MBM29F080 is designed to offer protection against accidental erasure or programming caused by spurious
system level signals that may exist during power transitions. During power up the device automatically resets
the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory
contents only occurs after successful completions of specific multi-bus cycle command sequences.
The device also incorporates several features to prevent inadvertent write cycles resulting from V
CC
power-up
and power-down transitions or system noise.
Low V
CC
Write Inhibit
To avoid initiation of a write cycle during V
CC
power-up and power-down, a write cycle is locked out for V
CC
less
than 3.2 V (typically 3.7 V). If V
CC
< V
LKO
, the command register is disabled and all internal program/erase circuits
are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until
the V
CC
level is greater than V
LKO
. It is the users responsibility to ensure that the control pins are logically correct
to prevent unintentional writes when V
CC
is above 3.2 V.
相關PDF資料 |
PDF描述 |
|---|---|
| MBM29F080A-55 | 8M (1M X 8) BIT |
| MBM29F080A | Single-Channel Current-Limited Power Distribution Switch 8-MSOP-PowerPAD -40 to 85 |
| MBM29F080AC-90PF | 8M (1M X 8) BIT |
| MBM29F080AC-90PFTN | Single-Channel Current-Limited Power Distribution Switch 8-MSOP-PowerPAD -40 to 85 |
| MBM29F080AC-90PFTR | Single-Channel Current-Limited Power Distribution Switch 8-MSOP-PowerPAD -40 to 85 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29F080-90PFTN | 制造商:FUJITSU 功能描述: |
| MBM29F080A | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 8M (1M x 8) BIT |
| MBM29F080A-55 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8) BIT |
| MBM29F080A-55PF | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 8M (1M x 8) BIT |
| MBM29F080A-55PFTN | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 8M (1M x 8) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。