參數(shù)資料
型號： MBM29LV080-10
廠商： Fujitsu Limited
英文描述： 8M (1M ×8) Bit Flash Memory(8M (1M ×8)位 單5V 電源電壓閃速存儲器)
中文描述： 8米（1米× 8）位閃存（8米（1米× 8）位單5V的電源電壓閃速存儲器）
文件頁數(shù)： 12/44頁
文件大小： 420K
代理商： MBM29LV080-10
12
MBM29LV080
-10/-12/-15
Table 5
MBM29LV080 Command Definitions
Notes: 1. RA = Address of the memory location to be read
PA = Address of the memory location to be programmed
Addresses are latched on the falling edge of the WE pulse
SA = Address of the sector to be erased
The combination of A
19
, A
18
, A
17
, and A
16
will uniquely select any sector.
RD = Data read from location RA during read operation.
PD = Data to be programmed at location PA
Data is latched on the rising edge of WE.
2. Bus operations are defined in Table 2.
3. Read and Byte program functions to non-erasing sectors are allowed in the Erase Suspend mode.
4. Address = X, X : H or L
* :Either of the two reset commands will reset the device.
Command Definitions
Device operations are selected by writing specific address and data sequences into the command register. Writing
incorrect address and data values or writing them in the improper sequence will reset the device to the read mode.
Table 6 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume
(30H) commands are valid only while the Sector Erase operation is in progress. Moreover, both Read/Reset com-
mands are functionally equivalent, resetting the device to the read mode.
Read/Reset Command
The read or reset operation is initiated by writing the Read/Reset command sequence into the command register.
Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the
command register contents are altered.
The device will automatically power-up in the read/reset state. In this case, a command sequence is not required
to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious
alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and
Waveforms for the specific timing parameters.
Command
sequence
Bus
write
cycles
req’d
First bus
write cycle
Second bus
write cycle
Third bus
write cycle
Fourth bus
read/write
cycle
Fifth bus
write cycle
Sixth bus
write cycle
Addr.
Data
Addr.
Data
Addr.
Data
Addr.
Data
Addr.
Data
Addr.
Data
Read/Reset*
1
XXXXH
F0H
—
—
—
—
—
—
—
—
—
—
Read/Reset*
3
XXXXH
AAH
XXXXH
55H
XXXXH
F0H
RA
RD
—
—
—
—
Manufacture Code
3
XXXXH
AAH
XXXXH
55H
XXXXH
90H
00H
04H
—
—
—
—
Device Code
3
XXXXH
AAH
XXXXH
55H
XXXXH
90H
01H
38H
—
—
—
—
Byte Program
4
XXXXH
AAH
XXXXH
55H
XXXXH
A0H
PA
PD
—
—
—
—
Chip Erase
6
XXXXH
AAH
XXXXH
55H
XXXXH
80H
XXXXH
AAH
XXXXH
55H
XXXXH
10H
Sector Erase
6
XXXXH
AAH
XXXXH
55H
XXXXH
80H
XXXXH
AAH
XXXXH
55H
SA
30H
Sector Erase Suspend
Erase can be suspended during sector erase with Addr. (H or L). Data (B0H)
Sector Erase Resume
Erase can be resumed after suspend with Addr. (H or L). Data (30H)
相關(guān)PDF資料
PDF描述
MBM29LV080-12 8M (1M ×8) Bit Flash Memory(8M (1M ×8)位 單5V 電源電壓閃速存儲器)
MBM29LV080-15 8M (1M ×8) Bit Flash Memory(8M (1M ×8)位 單5V 電源電壓閃速存儲器)
MBM29LV080A Audio codec with touch screen controller and power management monitor
MBM29LV080A-12 8M (1M x 8) BIT
MBM29LV080A-12PTR 8M (1M x 8) BIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29LV080A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-12 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-12PTR 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-12PTV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-70 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*