參數(shù)資料
型號： MBM29LV080A-70PTV
廠商： FUJITSU LTD
元件分類： DRAM
英文描述： Low power audio DAC with PLL
中文描述： 1M X 8 FLASH 3V PROM, 70 ns, PDSO40
封裝： PLASTIC, TSOP1-40
文件頁數(shù)： 13/49頁
文件大?。?/td> 400K
代理商： MBM29LV080A-70PTV
MBM29LV080A
-70/-90/-12
13
Table 6 MBM29LV080A Extended Command Definitions
SPA:Sector address to be protected. Set sector address (SA) and (A
10
, A
6
, A
1
, A
0
) = (0, 0, 1, 0).
SD: Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected
sector addresses.
*1:This command is valid while Fast Mode.
*2:This command is valid while RESET=V
ID
.
*3:The data "00H" is also acceptable.
Read/Reset Command
The read or reset operation is initiated by writing the Read/Reset command sequence into the command register.
Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the
command register contents are altered.
The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required
to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no
spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Character-
istics and Waveforms for the specific timing parameters.(See Figures 5.1 and 5.2.)
Autoselect Command
Flash memories are intended for use in applications where the local CPU alters memory contents. As such,
manufacture and device codes must be accessible while the device resides in the target system. PROM pro-
grammers typically access the signature codes by raising A
9
to a high voltage. However, multiplexing high voltage
onto the address lines is not generally desired system design practice.
The device contains an Autoselect command operation to supplement traditional PROM programming method-
ology. The operation is initiated by writing the Autoselect command sequence into the command register. Fol-
lowing the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read
cycle from address X001H returns the device code (MBM29LV080A = 38H). (See Tables 3.1 and 3.2.)
All manufacturer and device codes will exhibit odd parity with the MSB (DQ
7
) defined as the parity bit.
Sector state (protection or unprotection) will be informed address X0002H.
Scanning the sector addresses (A
19
, A
18
, A
17
, A
16
) while (A
10
, A
6
, A
1
, A
0
) = (0, 0, 1, 0) will produce a logical “1” at
device output DQ
0
for a protected sector. The programming verification should be perform margin mode on the
protected sector. (See Table 2.)
To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and
also to write the Autoselect command during the operation, execute it after writing Read/Reset command se-
quence.
Command
Sequence
Bus
Write
Cycles
Req'd
First Bus
Write Cycle
Second Bus
Write Cycle
Third Bus
Write Cycle
Fourth Bus
Read Cycle
Addr
Data
Addr
Data
Addr
Data
Addr
Data
Fast Mode Set
3
XXXH
AAH
XXXH
55H
XXXH
20H
—
—
Fast Program *
1
2
XXXH
A0H
PA
PD
—
—
—
—
Fast Mode Reset *
1
2
XXXH
90H
XXXH
F0H *
3
—
—
—
—
Extended Sector
Protection *
2
4
XXXH
60H
SPA
60H
SPA
40H
SPA
SD
相關(guān)PDF資料
PDF描述
MBM29LV080A-90PTR Low power audio DAC
MBM29LV080A-90PTV Low power audio DAC
MBM29LV080A-12PTV 8M (1M x 8) BIT
MBM29LV080A-70 8M (1M x 8) BIT
MBM29LV080A-90 8M (1M x 8) BIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MBM29LV080A-90 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-90PTR 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV080A-90PTV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8) BIT
MBM29LV160B 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16M (2M xⅴ 8/1M x 16) BIT
MBM29LV160B-12 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16M (2M xⅴ 8/1M x 16) BIT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*