- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9262 > MC100EP195FAR2 (ON Semiconductor)IC DELAY LINE 1024TAP 32-LQFP PDF資料下載
參數(shù)資料
| 型號： | MC100EP195FAR2 |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 4/20頁 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 1024TAP 32-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | 100EP |
| 標(biāo)片/步級數(shù)： | 1024 |
| 功能： | 可編程 |
| 延遲到第一抽頭： | 2.2ns |
| 接頭增量： | 10ps |
| 可用的總延遲： | 2.2ns ~ 12.2ns |
| 獨(dú)立延遲數(shù)： | 1 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-LQFP |
| 供應(yīng)商設(shè)備封裝： | 32-LQFP（7x7） |
| 包裝： | 剪切帶 (CT) |
| 其它名稱： | MC100EP195FAROSCT |
MC10EP195, MC100EP195
http://onsemi.com
12
Table 12. AC CHARACTERISTICS VCC = 0 V; VEE = 3.0 V to 3.6 V or VCC = 3.0 V to 3.6 V; VEE = 0 V (Note 20)
Symbol
Characteristic
40°C
25°C
85°C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fmax
Maximum Frequency
1.2
GHz
tPLH
tPHL
Propagation Delay
IN to Q; D(010) = 0
IN to Q; D(010) = 1023
EN to Q; D(010) = 0
D0 to CASCADE
1650
9500
1600
300
2050
11500
2150
420
2450
13500
2600
500
1800
10000
1800
350
2200
12200
2300
450
2600
14000
2800
550
1950
10800
2000
425
2350
13300
2500
525
2750
15800
3000
625
ps
tRANGE
Programmable Range
tPD (max) tPD (min) 7850
9450
8200
10000
8850
10950
ps
Dt
Step Delay (Note 21)
D0 High
D1 High
D2 High
D3 High
D4 High
D5 High
D6 High
D7 High
D8 High
D9 High
13
27
44
90
130
312
590
1100
2250
4500
14
30
47
97
140
335
650
1180
2400
4800
41
100
145
360
690
1300
2650
5300
ps
mono
Monotonicity (Note 27)
TBD
tSKEW
Duty Cycle Skew (Note 22)
|tPHLtPLH|
25
ps
ts
Setup Time
D to LEN
D to IN (Note 23)
EN to IN (Note 24)
200
300
0
140
150
200
300
0
160
170
200
300
0
180
ps
th
Hold Time
LEN to D
IN to EN (Note 25)
200
400
60
250
200
400
100
280
200
400
80
300
ps
tR
Release Time
EN to IN (Note 26)
SET MAX to LEN
SET MIN to LEN
150
400
350
25
200
275
150
400
350
75
250
200
150
400
350
50
300
225
ps
tjitter
RMS Random Clock Jitter @ 1.2 GHz
IN to Q; D(0:10) = 0 or SETMIN
IN to Q; D(0:10) = 1023 or SETMAX
0.86
0.89
1.16
1.09
1.12
1.02
ps
VPP
Input Voltage Swing
(Differential Configuration)
150
800
1200
150
800
1200
150
800
1200
mV
tr
tf
Output Rise/Fall Time @ 50 MHz
2080% (Q)
2080% (CASCADE)
85
100
140
135
200
85
110
150
135
200
95
130
125
170
155
220
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
20.Measured using a 750 mV source, 50% duty cycle clock source. All loading with 50 W to VCC 2.0 V.
21.Specification limits represent the amount of delay added with the assertion of each individual delay control pin. The various combinations
of asserted delay control inputs will typically realize D0 resolution steps across the specified programmable range.
22.Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.
23.This setup time defines the amount of time prior to the input signal the delay tap of the device must be set.
24.This setup time is the minimum time that EN must be asserted prior to the next transition of IN/IN to prevent an output response greater than
±75 mV to that IN/IN transition.
25.This hold time is the minimum time that EN must remain asserted after a negative going IN or positive going IN to prevent an output response
greater than ±75 mV to that IN/IN transition.
26.This release time is the minimum time that EN must be deasserted prior to the next IN/IN transition to ensure an output response that meets
the specified IN to Q propagation delay and transition times.
27.The monotonicity indicates the increasing delay value for each binary count increment on the control inputs D[9:0].
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B64-MY-F1 | CONVERTER MOD DC/DC 48V 50W |
| VE-J6R-MZ | CONVERTER MOD DC/DC 7.5V 25W |
| MC10E195FN | IC DELAY LINE 128TAP 28-PLCC |
| MC100E195FN | IC DELAY LINE 128TAP 28-PLCC |
| SY10E196JZ | IC DELAY LINE 7TAP 28-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP195FAR2G | 功能描述:延遲線/計(jì)時(shí)元素 3.3V/5V ECL Programmable Delay RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP195MNG | 功能描述:延遲線/計(jì)時(shí)元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP195MNR4G | 功能描述:延遲線/計(jì)時(shí)元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP196 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE |
| MC100EP196_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。