- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69024 > MC13226V (FREESCALE SEMICONDUCTOR INC) SPECIALTY MICROPROCESSOR CIRCUIT, PBGA99 PDF資料下載
參數(shù)資料
| 型號： | MC13226V |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA99 |
| 封裝： | 9.50 X 9.50 MM, 1.20 MM HEIGHT, ROHS COMPLIANT, LGA-99 |
| 文件頁數(shù)： | 41/54頁 |
| 文件大?。?/td> | 490K |
| 代理商： | MC13226V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
MC1322x Technical Data, Rev. 1.3
46
Freescale Semiconductor
Table 20. I2C Signal AC Specifications1
1 All values referred to V
IHmin and VILmax levels
Parameter
Symbol
Standard-Mode
Fast-Mode
Unit
Min
Max
Min
Max
SCL clock frequency (when source)
fSCL
0
100
0
150
kHz
Hold time (repeated) START condition.
After this period, the first clock pulse is generated
tHD;STA
4.0
-
0.6
-
μs
LOW period of the SCL clock
tLOW
4.7
-
1.3
-
μs
HIGH period of the SCL clock
tHIGH
4.0
-
0.6
-
μs
Set-up time for a repeated START condition
tSU;STA
4.7
-
0.6
-
μs
Data hold time
tSHD;DAT
02
2 A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V
IHmin of the SCL
signal) to bridge the undefined region of the falling edge of SCL.
3.453
3 The maximum t
HD;DAT has only to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.
μs
Data setup time
tSU:DAT
250
-
1004
4 A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, but the requirement t
SU;DAT >= 250 ns
must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal.
If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max
+ tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification) before the SCL line is
released.
-ns
Rise time for both SDA and SCL signals
tr
-
1000
20 +
0.1Cb
5
5 C
b = total capacitance of one bus line in pF. If mixed with Hs-mode devices, the faster fall-times are allowed.
300
ns
Fall time for both SDA and SCL signals
tf
-
300
20 +
0.1Cb
300
ns
Bus free time between a STOP and START condition
tBUF
4.7
-
1.3
-
μs
Capacitive load for each bus line
Cb
-
400
-
400
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC13226VR2 | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA99 |
| MC13224V | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA99 |
| MC141556P1 | UNIVERSAL SERIAL BUS CONTROLLER, PDIP28 |
| MC141556P1 | UNIVERSAL SERIAL BUS CONTROLLER, PDIP28 |
| MC14536BFL2 | 1 TIMER(S), PROGRAMMABLE TIMER, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC13226VR2 | 功能描述:射頻收發(fā)器 Kaibab PRO ROM SE 1.0 RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| MC1322X | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advanced ZigBee?- Compliant Platform-in-Package (PiP) for the 2.4 GHz IEEE? 802.15.4 Standard |
| MC132333C | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Low Cost SoC Remote Control Platform for the 2.4 GHz IEEE? 802.15.4 Standard |
| MC13233C | 功能描述:射頻收發(fā)器 82KB FLASH 5KB RAM RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
| MC13233CR2 | 功能描述:射頻收發(fā)器 82KB FLASH 5KB RAM RoHS:否 制造商:Atmel 頻率范圍:2322 MHz to 2527 MHz 最大數(shù)據(jù)速率:2000 Kbps 調(diào)制格式:OQPSK 輸出功率:4 dBm 類型: 工作電源電壓:1.8 V to 3.6 V 最大工作溫度:+ 85 C 接口類型:SPI 封裝 / 箱體:QFN-32 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。