參數(shù)資料
型號(hào)： MC3510
廠商： Electronic Theatre Controls, Inc.
元件分類： 8位微控制器
英文描述： ECONOLINE: RSZ/P - 1kVDC
中文描述： ECONOLINE：RSZ / P - 1kVDC 2kVDC隔離UL94V - 0封裝材料所需的散熱片，無外置。組件所需的環(huán)形磁ContinuousShort電路保護(hù)（/ P的后綴）
文件頁(yè)數(shù)： 32/75頁(yè)
文件大小： 1023K
代理商： MC3510
MC3510 Technical Specifications
32
allowed while HRDY is low. During a host write the AND gate (G1:HOST INTERFACE) and two
flops latch the incoming data in the interface latches by driving ~HG1, and ~HG2 low from the
start of the write transaction until the first negative clock transition after the first positive transition
following the start of the write cycle. This tail-biting circuit removes the requirement for hold time
on the data bus.
HICTLA
Most of the control logic for the host interface is shown on schematic HICTLA. The sequencer at
the top generates HCYC one clock interval after the interface has been accessed and the host has
finished the transaction. The nature of the transaction, rd/wr, command/data, and read status is
preserved in the three flops F13, F8, and F9. A host write or a CP write, DSIW, enable REG1 and
REG2 on the HOST INTERFACE schematic discussed previously. A host data write generates
~ENHD1 and ~ENHD2 for the data registers on the DATREG schematic. The logic at the bottom
of the page generates the CP interrupt, the HRDY and the HCMDFL. The HCMDFL is used in the
CP status to indicate a command. DSIW, the CP writing to REG1 and REG2 on the HOST
INTERFACE schematic clears the interrupt and reasserts HRDY. HRDY is de-asserted during all
host transactions except read status, and stays de-asserted until the CP has completed the DSIW
cycle that clears the interrupt and reasserts HRDY. As mentioned previously data transfers to and
from the host use the data registers and do not interrupt the CP. The CP knows the number of data
transfers that must take place after decoding the command. It places this number, 0-3, in the 2 least
significant bits of the host status register, HST[1:0]. These become DPNT[1:0] on this page of the
schematic and enable an interrupt at 0 for a read and 1 or 0 for a write. The CP always leaves theses
bit set to 0 unless setting up a multiple word data transfer. If INTEN is true and LRDST, latched
read status, is false, HCYC will generate an interrupt to the CP. This will also hold HRDY false until
after the CP writes to the interface register, DSIW, thereby generating ~CLRFLGS.
IOPIL16 4
The CP interface is shown in sheet IOPIL16 4. The incoming data DSD[15:0] is latched in the
transparent latches when ~DG1 and ~DG2 go high. This occurs at the completion of a write from
the CP to the I/O chip. The latched data DSI[15:8] and DSI[7:0] go to schematic IOPIL16 1 and
IOPIL16 5. DSI[7:0] also goes to IOPIL16 2. Data from the interface to the CP, DO[15:8] and
DO[7:0] is enabled onto the CP bus, DSD[15:0], by DOE2 and DOE1 respectively. The output
latches, which present the data during a CP read, are always transparent because GOUT is connected
to VDD. The latched I/O in the Actel part contains both input and output latches. The output
latches could be omitted in the CP interface if a different CPLD or FPGA does not have this feature.
The two incoming CP address bits CPA0 and CPA1 are also latched using ~DG3. The 20CK signal
is the clock for the CP. This is a 20 MHz clock derived from a 40 MHz clock input.
IOPIL16 2
The CP control starts on IOPIL16 2. The I/O control is generated from ~CPSTRB, ~CPIS,
CPSEL and R/W. ~DG1, ~DG2, and ~DG3 latch the incoming data and DOE1 and DOE2 out-
enable the data from this chip to the CP. F2 and F4 tail-bite the write to avoid having to specify hold
times on the data. Flop F1 divides the 40MHz clock down to 20 MHz. A 20 MHz clock could be
used for this interface and the CP.
相關(guān)PDF資料
PDF描述
MC3750 MC3750
MC380A2 MC380A2
MC382A2 MC380A2
MC401 4 wide 3-2-2-3 input expander for and-or-invert gae
MC409 4 wide 3-2-2-3 input expander for and-or-invert gae
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC35100V10000A99 制造商:SUNON 功能描述:- Bulk
MC35100V1000UA99 制造商:SUNON 功能描述:5 VDC, 2 FIOS, 35X35X10MM, 150MA, 0.8W, 9500 RPM, 6.5-7.0 CF - Bulk
MC35100V1-000U-A99 功能描述:FAN 35X10MM 5VDC 0.75W 7CFM RoHS:是 類別:風(fēng)扇，熱管理 >> 風(fēng)扇 - DC 系列:M 其它有關(guān)文件:Part Number Break-Down and Other Notes 產(chǎn)品培訓(xùn)模塊:Fan Options 產(chǎn)品目錄繪圖:Square Flange 標(biāo)準(zhǔn)包裝:54 系列:AFB 風(fēng)扇類型:管軸式 尺寸/尺寸:方形 - 120mm L x 120mm H x 25.4mm W 電壓 - 額定:12VDC 功率（瓦特）:2.76W 特點(diǎn):- RPM:2500 RPM 雜訊:38.5 dB（A） 靜態(tài)壓力:0.246 英寸水柱（61.3 Pa） 氣流:82.7 CFM（2.34m³/min） 端子:2 引線 軸承類型:滾珠 工作溫度:- 重量:0.436 磅（197.77g） 額定電流:0.230A 電壓范圍:7 ~ 13.8VDC 預(yù)期壽命:- 產(chǎn)品目錄頁(yè)面:2694 (CN2011-ZH PDF) 相關(guān)產(chǎn)品:1053-1407-ND - FAN GUARD 120MM WIRE MESH BLACK1053-1406-ND - FAN GUARD 120MM WIRE MESH NATURL1053-1397-ND - FAN GUARD LOUVERED 120MM BLACK1053-1387-ND - FAN FILTER 120MM 45PPI1053-1386-ND - FAN FILTER 120MM 30PPI1053-1362-ND - FAN GUARD PLASTIC 120MM PUSH ON1053-1361-ND - FAN GUARD PLASTIC 120MM1053-1359-ND - FAN GUARD METAL 120MM1053-1358-ND - FAN GUARD METAL 120MM BLACK1053-1357-ND - FAN GUARD METAL 120MM更多... 其它名稱:603-1075
MC35100V1000UF99 制造商:SUNON 功能描述:- Bulk
MC35100V1-000U-F99 功能描述:FAN DC 35X10 5V .15A 9500RPM RoHS:是 類別:風(fēng)扇，熱管理 >> 風(fēng)扇 - DC 系列:M 其它有關(guān)文件:2406KL UL Report 產(chǎn)品培訓(xùn)模塊:Cooling Solutions Computer Cooling in System Design Thermal Simulation in Telecom Applications RoHS指令信息:2406KL-05W-B39-L50 Material 標(biāo)準(zhǔn)包裝:150 系列:2406KL 風(fēng)扇類型:管軸式 尺寸/尺寸:方形 - 60mm L x 60mm H x 15mm W 電壓 - 額定:24VDC 功率（瓦特）:1.44W 特點(diǎn):速度傳感器（轉(zhuǎn)速計(jì)） RPM:3600 RPM 雜訊:28 dB 靜態(tài)壓力:0.125 英寸水柱（31.1 Pa） 氣流:14.1 CFM（0.399m³/min） 端子:3 引線 軸承類型:滾珠 工作溫度:14 ~ 140°F（-10 ~ 60°C） 重量:0.099 磅（44.91g） 額定電流:0.060A 電壓范圍:12 ~ 27.6VDC 預(yù)期壽命:25°C 時(shí)為 70000 小時(shí) 相關(guān)產(chǎn)品:8467K-ND - GUARD FAN FOR 2 1/2" FAN PLASTIC8465K-ND - GUARD ASSY 2.36"SQ FOR 2 1/2"FAN 其它名稱:2406KL05WB39L502406KL05WB39L50-ND
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*