- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄376152 > MC3510 (Electronic Theatre Controls, Inc.) ECONOLINE: RSZ/P - 1kVDC PDF資料下載
參數(shù)資料
| 型號(hào)： | MC3510 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | 8位微控制器 |
| 英文描述： | ECONOLINE: RSZ/P - 1kVDC |
| 中文描述： | ECONOLINE：RSZ / P - 1kVDC 2kVDC隔離UL94V - 0封裝材料所需的散熱片，無(wú)外置。組件所需的環(huán)形磁ContinuousShort電路保護(hù)（/ P的后綴） |
| 文件頁(yè)數(shù)： | 46/75頁(yè) |
| 文件大?。?/td> | 1023K |
| 代理商： | MC3510 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)
MC3510 Technical Specifications
46
host. HA0 acts as an address bit, and usually is an address bit on the bus. When the host is writing,
HA0 low indicates data and HA0 high indicates a command. When the host is reading, HAO low
indicates data and HA0 high indicates status. Read status is the only transaction allowed while
HRDY is low. During a host write the AND gate (G1:HOST INTERFACE) and two flops latch the
incoming data in the interface latches by driving ~HG1 low from the start of the write transaction
until the first negative clock transition after the first positive transition following the start of the write
cycle. This tail-biting circuit removes the requirement for hold time on the data bus.
HICTLA
Most of the control logic for the host interface is shown on schematic HICTLA. The sequencer at
the top generates HCYC one clock interval after the interface has been accessed and the host has
finished the transaction. The nature of the transaction, rd/wr, command/data, and read status is
preserved in the three flops F13, F8, and F9. Since 16 bit transfers must take place over an 8 bit bus
two transfers are required. The toggle flop is used to determine whether a cycle is the first or second
of the 2 required. The toggle flop may be initialized to the 0 state, which indicates that this is the
first transfer (high byte), by the CP writing a one to host status bit 15. This status bit is read by the
host as the HRDY bit and is not writable by the CP. In addition flop F12 and the associated gating
determine if the present command transaction is the first or second byte of a command. If the
toggle flop gets into the wrong state due to a missed or aborted transfer the next command will set it
back to the correct state. A host write or a CP write, DSIW, enable REG1 and REG2 on the HOST
INTERFACE schematic discussed previously. A host data write generates ~ENHD1 and
~ENHD2 for the data registers on the DATAREG schematic. For host writes ~EN2, ~EN1,
~ENHD2, and ~ENHD1 are also determined by the state of the toggle flop using HIEN and
LOEN. 1CMD is used in this logic to ensure correct behavior when the command is correcting the
state of the toggle. The logic at the bottom of the page generates the CP interrupt, the HRDY and
the HCMDFL. The HCMDFL is used in the CP status to indicate a command. DSIW, the CP
writing to REG1 and REG2 on the HOST INTERFACE schematic clears the interrupt and reasserts
HRDY. HRDY is de-asserted during all host transactions except read status, and stays de-asserted
until the CP has completed the DSIW cycle that clears the interrupt and reasserts HRDY. As
mentioned previously data transfers to and from the host use the data registers and do not interrupt
the CP. The CP knows the number of data transfers that must take place after decoding the
command. It places this number, 0-3, in the 2 least significant bits of the host status register,
HST[1:0]. These become DPNT[1:0] on this page of the schematic and enable an interrupt at 0 for a
read and 1 or 0 for a write. The CP always leaves these bits at 0 unless setting up a multiple word
data transfer. If INTEN is true and LRDST, latched read status, is false, HCYC will generate an
interrupt to the CP. This will also hold HRDY false until after the CP writes to the interface register,
DSIW, thereby generating ~CLRFLGS.
IOPIL8 4
The CP interface is shown in sheet IOPIL8 4. The incoming data DSD[15:0] is latched in the
transparent latches when ~DG1 and ~DG2 go high. This occurs at the completion of a write from
the CP to the I/O chip. The latched data DSI[15:8] and DSI[7:0] go to schematic IOPIL8 1 and
IOPIL16 5. DSI[7:0] also goes to IOPIL16 2. Data from the interface to the CP, DO[15:8] and
DO[7:0] is enabled onto the CP bus, DSD[15:0], by DOE2 and DOE1 respectively. The output
latches, which present the data during a CP read, are always transparent because GOUT is connected
to VDD. The latched I/O in the Actel part contains both input and output latches. The output
latches could be omitted in the CP interface if a different CPLD or FPGA does not have this feature.
The two incoming CP address bits CPA0 and CPA1 are also latched using ~DG3. The 20CK signal
is the clock for the CP. This is a 20 MHz clock derived from a 40 MHz clock input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC3750 | MC3750 |
| MC380A2 | MC380A2 |
| MC382A2 | MC380A2 |
| MC401 | 4 wide 3-2-2-3 input expander for and-or-invert gae |
| MC409 | 4 wide 3-2-2-3 input expander for and-or-invert gae |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC35100V10000A99 | 制造商:SUNON 功能描述:- Bulk |
| MC35100V1000UA99 | 制造商:SUNON 功能描述:5 VDC, 2 FIOS, 35X35X10MM, 150MA, 0.8W, 9500 RPM, 6.5-7.0 CF - Bulk |
| MC35100V1-000U-A99 | 功能描述:FAN 35X10MM 5VDC 0.75W 7CFM RoHS:是 類別:風(fēng)扇，熱管理 >> 風(fēng)扇 - DC 系列:M 其它有關(guān)文件:Part Number Break-Down and Other Notes 產(chǎn)品培訓(xùn)模塊:Fan Options 產(chǎn)品目錄繪圖:Square Flange 標(biāo)準(zhǔn)包裝:54 系列:AFB 風(fēng)扇類型:管軸式 尺寸/尺寸:方形 - 120mm L x 120mm H x 25.4mm W 電壓 - 額定:12VDC 功率（瓦特）:2.76W 特點(diǎn):- RPM:2500 RPM 雜訊:38.5 dB（A） 靜態(tài)壓力:0.246 英寸水柱（61.3 Pa） 氣流:82.7 CFM（2.34m³/min） 端子:2 引線 軸承類型:滾珠 工作溫度:- 重量:0.436 磅（197.77g） 額定電流:0.230A 電壓范圍:7 ~ 13.8VDC 預(yù)期壽命:- 產(chǎn)品目錄頁(yè)面:2694 (CN2011-ZH PDF) 相關(guān)產(chǎn)品:1053-1407-ND - FAN GUARD 120MM WIRE MESH BLACK1053-1406-ND - FAN GUARD 120MM WIRE MESH NATURL1053-1397-ND - FAN GUARD LOUVERED 120MM BLACK1053-1387-ND - FAN FILTER 120MM 45PPI1053-1386-ND - FAN FILTER 120MM 30PPI1053-1362-ND - FAN GUARD PLASTIC 120MM PUSH ON1053-1361-ND - FAN GUARD PLASTIC 120MM1053-1359-ND - FAN GUARD METAL 120MM1053-1358-ND - FAN GUARD METAL 120MM BLACK1053-1357-ND - FAN GUARD METAL 120MM更多... 其它名稱:603-1075 |
| MC35100V1000UF99 | 制造商:SUNON 功能描述:- Bulk |
| MC35100V1-000U-F99 | 功能描述:FAN DC 35X10 5V .15A 9500RPM RoHS:是 類別:風(fēng)扇，熱管理 >> 風(fēng)扇 - DC 系列:M 其它有關(guān)文件:2406KL UL Report 產(chǎn)品培訓(xùn)模塊:Cooling Solutions Computer Cooling in System Design Thermal Simulation in Telecom Applications RoHS指令信息:2406KL-05W-B39-L50 Material 標(biāo)準(zhǔn)包裝:150 系列:2406KL 風(fēng)扇類型:管軸式 尺寸/尺寸:方形 - 60mm L x 60mm H x 15mm W 電壓 - 額定:24VDC 功率（瓦特）:1.44W 特點(diǎn):速度傳感器（轉(zhuǎn)速計(jì)） RPM:3600 RPM 雜訊:28 dB 靜態(tài)壓力:0.125 英寸水柱（31.1 Pa） 氣流:14.1 CFM（0.399m³/min） 端子:3 引線 軸承類型:滾珠 工作溫度:14 ~ 140°F（-10 ~ 60°C） 重量:0.099 磅（44.91g） 額定電流:0.060A 電壓范圍:12 ~ 27.6VDC 預(yù)期壽命:25°C 時(shí)為 70000 小時(shí) 相關(guān)產(chǎn)品:8467K-ND - GUARD FAN FOR 2 1/2" FAN PLASTIC8465K-ND - GUARD ASSY 2.36"SQ FOR 2 1/2"FAN 其它名稱:2406KL05WB39L502406KL05WB39L50-ND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。