- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376152 > MC3510 (Electronic Theatre Controls, Inc.) ECONOLINE: RSZ/P - 1kVDC PDF資料下載
參數(shù)資料
| 型號(hào)： | MC3510 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | 8位微控制器 |
| 英文描述： | ECONOLINE: RSZ/P - 1kVDC |
| 中文描述： | ECONOLINE：RSZ / P - 1kVDC 2kVDC隔離UL94V - 0封裝材料所需的散熱片，無(wú)外置。組件所需的環(huán)形磁ContinuousShort電路保護(hù)（/ P的后綴） |
| 文件頁(yè)數(shù)： | 45/75頁(yè) |
| 文件大小： | 1023K |
| 代理商： | MC3510 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)
MC3510 Technical Specifications
45
6.3
8-bit Host Interface (IOPIL8)
This design implements a parallel interface with a host processor utilizing an 8-bit data bus. An
understanding of the underlying operation of the design is only necessary if the designer intends to
make modifications. In most cases this design can be implemented without changes. The following
notes should be read while referencing the schematics. IOPIL16 1 is the top level schematic. The
timing for the host to I/O chip communication can be found in section 4.4 and the timing for the
CP to I/O chip communication can be found in section 4.7.
The description below identifies the key elements of each schematic starting with the host side
signals. The paragraph title identifies the key schematic(s) being described in the text.
IOPIL8 3
The host interface for IOPIL8 is shown in sheet IOPIL8 3. The incoming data HD[7:0] is latched in
the transparent latches when ~HG1 goes high. This would be a write from the host to the CP. The
latched data HI[7:0] goes to IOPIL8 1 and IOPIL8 5. Data from the interface to the host, HO[7:0]
is enabled onto the host bus, HD[7:0], by HOES1. The output latches, which present the data
during a host read, are always transparent because GOUT
is connected to VDD. The latched I/O is
an I/O option on the Actel part used and could be omitted in the host interface if a different CPLD
or FPGA does not have this feature. HD[15:8] are tri-stated outputs because Actel grounds unused
I/O pins and this would interfere with using existing PMD test equipment. These reserved I/O's can
be ommitted in a different implementation with an 8 bit bus.
IOPIL8 1
The control for the host interface starts on IOPIL8 1. HOES1 is the AND of ~HSEL and ~HRD,
and enable read data onto the host bus, as previously described. HRDY is a handshaking signal to
the host to allow asynchronous communication between the host and the CP. The host must wait
until HRDY is true before attempting to communicate with the CP. This signal is copied as a bit in
the host status register. The host status register may be read at any time to determine the state of
HRDY, or the HRDY output may be used as an interrupt to the host. ~HSEL, ~HRD, ~HWR, and
HA0 are the buffered inputs of the host control signals.
HOST INTERFACE/IOPIL8 5
Data from the host HI[7:0] is written into REG1 and REG2 on the schematic HOST INTERFACE
by ~EN1 and ~EN2. All transfers are 16 bits and take two writes or reads on the 8-bit bus. These
registers have a 2 to 1 multiplexed input with both the host data and the CP data being written to this
register.
This is convenient for diagnostic purposes and is very efficient in the Actel A42MX FPGA's, which
are multiplexer based but if the configuration of the logic device used demands it, separate registers
could be used for the host and CP data. The schematic for this register is shown as DFME8. Only
commands and checksums are written to registers REG1 and REG2 while data is written and read
from the set of data registers, DATREG shown on IOPIL8 5. These 3 data registers buffer data sent
to and from the CP, reducing the number of interrupts the CP must handle. The output from REG1
and REG2, CIQ[15:8] and CIQ[7:0] go to IOPIL8 5, where they are multiplexed with the other data
registers. The multiplexed result, IQ[15:8] and IQ[7:0], is multiplexed with HST[15:8] and HST[7:0] -
the output of the host status registers REG3 and REG4. This four input mux, MUX4X8, also
muxes the 16 bit data onto the 8-bit bus. As previously mentioned HRDY becomes HST15 so it can
be read by the host. The rest of the status register is written by the CP to provide information to the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC3750 | MC3750 |
| MC380A2 | MC380A2 |
| MC382A2 | MC380A2 |
| MC401 | 4 wide 3-2-2-3 input expander for and-or-invert gae |
| MC409 | 4 wide 3-2-2-3 input expander for and-or-invert gae |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC35100V10000A99 | 制造商:SUNON 功能描述:- Bulk |
| MC35100V1000UA99 | 制造商:SUNON 功能描述:5 VDC, 2 FIOS, 35X35X10MM, 150MA, 0.8W, 9500 RPM, 6.5-7.0 CF - Bulk |
| MC35100V1-000U-A99 | 功能描述:FAN 35X10MM 5VDC 0.75W 7CFM RoHS:是 類別:風(fēng)扇，熱管理 >> 風(fēng)扇 - DC 系列:M 其它有關(guān)文件:Part Number Break-Down and Other Notes 產(chǎn)品培訓(xùn)模塊:Fan Options 產(chǎn)品目錄繪圖:Square Flange 標(biāo)準(zhǔn)包裝:54 系列:AFB 風(fēng)扇類型:管軸式 尺寸/尺寸:方形 - 120mm L x 120mm H x 25.4mm W 電壓 - 額定:12VDC 功率（瓦特）:2.76W 特點(diǎn):- RPM:2500 RPM 雜訊:38.5 dB（A） 靜態(tài)壓力:0.246 英寸水柱（61.3 Pa） 氣流:82.7 CFM（2.34m³/min） 端子:2 引線 軸承類型:滾珠 工作溫度:- 重量:0.436 磅（197.77g） 額定電流:0.230A 電壓范圍:7 ~ 13.8VDC 預(yù)期壽命:- 產(chǎn)品目錄頁(yè)面:2694 (CN2011-ZH PDF) 相關(guān)產(chǎn)品:1053-1407-ND - FAN GUARD 120MM WIRE MESH BLACK1053-1406-ND - FAN GUARD 120MM WIRE MESH NATURL1053-1397-ND - FAN GUARD LOUVERED 120MM BLACK1053-1387-ND - FAN FILTER 120MM 45PPI1053-1386-ND - FAN FILTER 120MM 30PPI1053-1362-ND - FAN GUARD PLASTIC 120MM PUSH ON1053-1361-ND - FAN GUARD PLASTIC 120MM1053-1359-ND - FAN GUARD METAL 120MM1053-1358-ND - FAN GUARD METAL 120MM BLACK1053-1357-ND - FAN GUARD METAL 120MM更多... 其它名稱:603-1075 |
| MC35100V1000UF99 | 制造商:SUNON 功能描述:- Bulk |
| MC35100V1-000U-F99 | 功能描述:FAN DC 35X10 5V .15A 9500RPM RoHS:是 類別:風(fēng)扇，熱管理 >> 風(fēng)扇 - DC 系列:M 其它有關(guān)文件:2406KL UL Report 產(chǎn)品培訓(xùn)模塊:Cooling Solutions Computer Cooling in System Design Thermal Simulation in Telecom Applications RoHS指令信息:2406KL-05W-B39-L50 Material 標(biāo)準(zhǔn)包裝:150 系列:2406KL 風(fēng)扇類型:管軸式 尺寸/尺寸:方形 - 60mm L x 60mm H x 15mm W 電壓 - 額定:24VDC 功率（瓦特）:1.44W 特點(diǎn):速度傳感器（轉(zhuǎn)速計(jì)） RPM:3600 RPM 雜訊:28 dB 靜態(tài)壓力:0.125 英寸水柱（31.1 Pa） 氣流:14.1 CFM（0.399m³/min） 端子:3 引線 軸承類型:滾珠 工作溫度:14 ~ 140°F（-10 ~ 60°C） 重量:0.099 磅（44.91g） 額定電流:0.060A 電壓范圍:12 ~ 27.6VDC 預(yù)期壽命:25°C 時(shí)為 70000 小時(shí) 相關(guān)產(chǎn)品:8467K-ND - GUARD FAN FOR 2 1/2" FAN PLASTIC8465K-ND - GUARD ASSY 2.36"SQ FOR 2 1/2"FAN 其它名稱:2406KL05WB39L502406KL05WB39L50-ND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。