Chapter 25 256 KByte Flash Module (S12XFTM256K2V1)
MC9S12XE-Family Reference Manual , Rev. 1.21
906
Freescale Semiconductor
25.3.2.6
Flash Error Conguration Register (FERCNFG)
The FERCNFG register enables the Flash error interrupts for the FERSTAT flags.
All assigned bits in the FERCNFG register are readable and writable.
1
FDFD
Force Double Bit Fault Detect — The FDFD bit allows the user to simulate a double bit fault during Flash array
read operations and check the associated interrupt routine. The FDFD bit is cleared by writing a 0 to FDFD. The
FECCR registers will not be updated during the Flash array read operation with FDFD set unless an actual
double bit fault is detected.
0 Flash array read operations will set the DFDIF ag in the FERSTAT register only if a double bit fault is detected
1 Any Flash array read operation will force the DFDIF ag in the FERSTAT register to be set (see
Section 25.3.2.7) and an interrupt will be generated as long as the DFDIE interrupt enable in the FERCNFG
0
FSFD
Force Single Bit Fault Detect
— The FSFD bit allows the user to simulate a single bit fault during Flash array
read operations and check the associated interrupt routine. The FSFD bit is cleared by writing a 0 to FSFD. The
FECCR registers will not be updated during the Flash array read operation with FSFD set unless an actual single
bit fault is detected.
0 Flash array read operations will set the SFDIF ag in the FERSTAT register only if a single bit fault is detected
1 Flash array read operation will force the SFDIF ag in the FERSTAT register to be set (see
Section 25.3.2.7)and an interrupt will be generated as long as the SFDIE interrupt enable in the FERCNFG register is set (see
Offset Module Base + 0x0005
76543210
R
ERSERIE
PGMERIE
0
EPVIOLIE
ERSVIE1
ERSVIE0
DFDIE
SFDIE
W
Reset
00000000
= Unimplemented or Reserved
Figure 25-10. Flash Error Conguration Register (FERCNFG)
Table 25-16. FERCNFG Field Descriptions
Field
Description
7
ERSERIE
EEE Erase Error Interrupt Enable — The ERSERIE bit controls interrupt generation when a failure is detected
during an EEE erase operation.
0 ERSERIF interrupt disabled
1 An interrupt will be requested whenever the ERSERIF ag is set (see
Section 25.3.2.8)6
PGMERIE
EEE Program Error Interrupt Enable — The PGMERIE bit controls interrupt generation when a failure is
detected during an EEE program operation.
0 PGMERIF interrupt disabled
1 An interrupt will be requested whenever the PGMERIF ag is set (see
Section 25.3.2.8)4
EPVIOLIE
EEE Protection Violation Interrupt Enable — The EPVIOLIE bit controls interrupt generation when a
protection violation is detected during a write to the buffer RAM EEE partition.
0 EPVIOLIF interrupt disabled
1 An interrupt will be requested whenever the EPVIOLIF ag is set (see
Section 25.3.2.8)Table 25-15. FCNFG Field Descriptions (continued)
Field
Description