![](http://datasheet.mmic.net.cn/90000/MC56F8157VPY_datasheet_3506340/MC56F8157VPY_43.png)
Interrupt Vector Table
56F8357 Technical Data, Rev. 15
Freescale Semiconductor
43
Preliminary
4.3 Interrupt Vector Table
Table 4-5 provides the reset and interrupt priority structure, including on-chip peripherals. The table is
organized with higher-priority vectors at the top and lower-priority interrupts lower in the table. The
priority of an interrupt can be assigned to different levels, as indicated, allowing some control over
interrupt priorities. All level 3 interrupts will be serviced before level 2, and so on. For a selected priority
level, the lowest vector number has the highest priority.
The location of the vector table is determined by the Vector Base Address (VBA) register. Please see Part 5.6.11 for the reset value of the VBA.
In some configurations, the reset address and COP reset address will correspond to vector 0 and 1 of the
interrupt vector table. In these instances, the first two locations in the vector table must contain branch or
JMP instructions. All other entries must contain JSR instructions.
Table 4-4 Program Memory Map at Reset
Begin/End
Address
Mode 0 (MA = 0)
Mode 11 (MA = 1)
1. If Flash Security Mode is enabled, EXTBOOT Mode 1 cannot be used. See Security Features, Part 7.
Internal Boot
External Boot
Internal Boot
16-Bit External Address Bus
EMI_MODE = 02,3
16-Bit External Address Bus
2. This mode provides maximum compatibility with 56F80x parts while operating externally.
3. “EMI_MODE = 0” when EMI_MODE pin is tied to ground at boot up.
EMI_MODE = 14
20-Bit External Address Bus
4. “EMI_MODE = 1” when EMI_MODE pin is tied to VDD at boot up.
P:$1F FFFF
P:$10 0000
External Program Memory5
5. Not accessible in reset configuration, since the address is above P:$00 FFFF. The higher bit address/GPIO (and/or chip
selects) pins must be reconfigured before this external memory is accessible.
External Program Memory5
P:$0F FFFF
P:$03 0000
External Program Memory
COP Reset Address = 02 0002
Boot Location = 02 00006
6. Booting from this external address allows prototyping of the internal Boot Flash.
P:$02 FFFF
P:$02 F800
On-Chip Program RAM
4KB
P:$02 F7FF
P:$02 2000
Reserved
116KB
P:$02 1FFF
P:$02 0000
Boot Flash
16KB
COP Reset Address = 02 0002
Boot Location = 02 0000
Boot Flash
16KB
(Not Used for Boot in this Mode)
P:$01 FFFF
P:$01 0000
Internal Program Flash7
128KB
7. Two independent program Flash blocks allow one to be programmed/erased while executing from another. Each block
must have its own mass erase.
Internal Program Flash
128KB
P:$00 FFFF
P:$00 0000
Internal Program Flash7
128KB
External Program RAM
COP Reset Address = 00 0002
Boot Location = 00 0000
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MC56F8357,
MC56F8157