參數(shù)資料
型號(hào)： MC68332MFV16
廠商： MOTOROLA INC
元件分類(lèi)： 微控制器/微處理器
英文描述： 32-Bit Modular Microcontroller
中文描述： 32-BIT, 16.78 MHz, MICROCONTROLLER, PQFP144
封裝： QFP-144
文件頁(yè)數(shù)： 29/88頁(yè)
文件大小： 446K
代理商： MC68332MFV16
MC68332
MC68332TS/D
MOTOROLA
29
ADDR0 also affects the operation of the data multiplexer. During an operand transfer, ADDR[23:1] in-
dicate the word base address of the portion of the operand to be accessed, and ADDR0 indicates the
byte offset from the base.
3.4.11 Misaligned Operands
CPU32 processor architecture uses a basic operand size of 16 bits. An operand is misaligned when it
overlaps a word boundary. This is determined by the value of ADDR0. When ADDR0 = 0 (an even ad-
dress), the address is on a word and byte boundary. When ADDR0 = 1 (an odd address), the address
is on a byte boundary only. A byte operand is aligned at any address; a word or long-word operand is
misaligned at an odd address. The CPU32 does not support misaligned operand transfers.
The largest amount of data that can be transferred by a single bus cycle is an aligned word. If the MCU
transfers a long-word operand via a 16-bit port, the most significant operand word is transferred on the
first bus cycle and the least significant operand word on a following bus cycle.
3.4.12 Operand Transfer Cases
The following table summarizes how operands are aligned for various types of transfers. OPn entries
are portions of a requested operand that are read or written during a bus cycle and are defined by SIZ1,
SIZ0, and ADDR0 for that bus cycle.
NOTES:
1. Operands in parentheses are ignored by the CPU32 during read cycles.
2. Three-byte transfer cases occur only as a result of a long word to byte transfer.
3. The CPU32 does not support misaligned word or long-word transfers.
3.5 Chip Selects
Typical microcontrollers require additional hardware to provide external chip-select signals. Twelve in-
dependently programmable chip selects provide fast two-cycle access to external memory or peripher-
als. Address block sizes of 2 Kbytes to 1 Mbyte can be selected.
Table 11 Operand Alignment
Transfer Case
SIZ1
SIZ0
ADDR0
DSACK1
DSACK0
DATA
[15:8]
OP0
OP0
(OP0)
OP0
OP0
DATA
[7:0]
(OP0)
(OP0)
OP0
(OP1)
(OP0)
Byte to 8-Bit Port (Even/Odd)
Byte to 16-Bit Port (Even)
Byte to 16-Bit Port (Odd)
Word to 8-Bit Port (Aligned)
Word to 8-Bit Port (Misaligned)
3
Word to 16-Bit Port (Aligned)
Word to 16-Bit Port (Misaligned)
3
3 Byte to 8-Bit Port (Aligned)
2
3 Byte to 8-Bit Port (Misaligned)
2, 3
3 Byte to 16-Bit Port (Aligned)
2
3 Byte to 16-Bit Port (Misaligned)
2, 3
Long Word to 8-Bit Port (Aligned)
Long Word to 8-Bit Port (Misaligned)
3
Long Word to 16-Bit Port (Aligned)
Long Word to 16-Bit Port (Misaligned)
3
0
0
0
1
1
1
1
1
0
0
X
0
1
0
1
1
0
0
1
1
0
X
X
0
0
1
1
0
0
0
1
0
0
X
X
OP0
(OP0)
OP1
OP0
1
1
0
1
0
OP0
(OP1)
1
1
1
1
0
OP0
(OP0)
1
1
0
0
X
OP0
OP1
1
1
1
0
X
(OP0)
OP0
0
1
0
0
0
1
1
1
0
0
OP0
OP0
(OP1)
(OP0)
0
1
0
0
0
1
0
0
X
X
OP0
(OP0)
OP1
OP0
相關(guān)PDF資料
PDF描述
MC68332 32-Bit Modular Microcontroller
MC68332ACFC16 32-Bit Modular Microcontroller
MC68332ACFC20 32-Bit Modular Microcontroller
MC68332ACFV16 32-Bit Modular Microcontroller
MC68332ACFV20 32-Bit Modular Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68332MFV20 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332TS 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332VFC16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332VFC20 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332VFV16 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:32-Bit Modular Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*