MC68336/376
MOTOROLA
USER’S MANUAL
xxi
Table
Title
Page
3-1
MC68336/376 Pin Characteristics................................................................... 3-7
3-2
MC68336/376 Output Driver Types................................................................. 3-8
3-3
MC68336/376 Power Connections.................................................................. 3-8
3-4
MC68336/376 Signal Characteristics .............................................................. 3-9
3-5
MC68336/376 Signal Functions .................................................................... 3-11
4-1
Unimplemented MC68020 Instructions ......................................................... 4-10
4-2
Instruction Set Summary ............................................................................... 4-11
4-3
Exception Vector Assignments...................................................................... 4-16
4-4
BDM Source Summary.................................................................................. 4-20
4-5
Polling the BDM Entry Source....................................................................... 4-21
4-6
Background Mode Command Summary ....................................................... 4-22
4-7
CPU Generated Message Encoding ............................................................. 4-25
5-1
Show Cycle Enable Bits .................................................................................. 5-3
5-2
Clock Control Multipliers.................................................................................. 5-8
5-3
System Frequencies from 4.194 MHz Reference ......................................... 5-10
5-4
Bus Monitor Period........................................................................................ 5-15
5-5
MODCLK Pin and SWP Bit During Reset ..................................................... 5-16
5-6
Software Watchdog Ratio.............................................................................. 5-16
5-7
MODCLK Pin and PTP Bit at Reset .............................................................. 5-17
5-8
Periodic Interrupt Priority............................................................................... 5-18
5-9
Size Signal Encoding .................................................................................... 5-22
5-10
Address Space Encoding ............................................................................. 5-23
5-11
Effect of DSACK Signals ............................................................................... 5-24
5-12
Operand Alignment ....................................................................................... 5-26
5-13
DSACK, BERR, and HALT Assertion Results............................................... 5-35
5-14
Reset Source Summary ................................................................................ 5-41
5-15
Reset Mode Selection ................................................................................... 5-42
5-16
Module Pin Functions During Reset.............................................................. 5-46
5-17
SIM Pin Reset States .................................................................................... 5-47
5-18
Chip-Select Pin Functions ............................................................................. 5-57
5-19
Pin Assignment Field Encoding..................................................................... 5-58
5-20
Block Size Encoding...................................................................................... 5-59
5-21
Chip-Select Base and Option Register Reset Values ................................... 5-63
5-22
CSBOOT Base and Option Register Reset Values....................................... 5-63
6-1
SRAM Array Address Space Type .................................................................. 6-2
7-1
ROM Array Space Type .................................................................................. 7-2
7-2
Wait States Field ............................................................................................. 7-2
8-1
Multiplexed Analog Input Channels................................................................. 8-5
8-2
Analog Input Channels .................................................................................. 8-12
8-3
Queue 1 Priority Assertion ............................................................................ 8-17
8-4
QADC Clock Programmability ....................................................................... 8-27
LIST OF TABLES
336376UMBook Page xxi Friday, November 15, 1996 2:09 PM