- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05J3DW (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05J3DW |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| 封裝： | SOIC-20 |
| 文件頁數(shù)： | 31/74頁 |
| 文件大小： | 814K |
| 代理商： | MC68HC05J3DW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
MC68HC05J3
MOTOROLA
5-3
CORE TIMER
5
to the value in the core timer counter register/RTI divider, hence the actual COP timeout period
will vary between 7x and 8x the RTI period.
The COP function is a mask option, enabled or disabled during device manufacture
.
If the COP circuit times out, an internal reset is generated and the normal reset vector is fetched.
COP timeout is prevented by writing a ‘0’ to bit 0 of address $0FF0. When the COP is cleared, only
the nal divide-by-eight stage is cleared (see Figure 5-1).
5.3
Core timer registers
5.3.1
Core timer control and status register (CTCSR)
CTOF — Core timer overow
1 (set)
–
Core timer overow has occurred.
0 (clear) –
No core timer overow interrupt has been generated.
This bit is set when the core timer counter register rolls over from $FF to $00; an interrupt request
will be generated if CTOFE is set. When set, the bit may be cleared by writing a ‘0’ to it.
RTIF — Real time interrupt ag
1 (set)
–
A real time interrupt has occurred.
0 (clear) –
No real time interrupt has been generated.
This bit is set when the output of the chosen stage becomes active; an interrupt request will be
generated if RTIE is set. When set, the bit may be cleared by writing a ‘0’ to it.
CTOFE — Core timer overow enable
1 (set)
–
Core timer overow interrupt is enabled.
0 (clear) –
Core timer overow interrupt is disabled.
Setting this bit enables the core timer overow interrupt. A CPU interrupt request will then be
generated whenever the CTOF bit becomes set. Clearing this bit disables the core timer overow
interrupt capability.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Core timer control/status (CTCSR)
$0008
CTOF
RTIF CTOFE RTIE
0
RT1
RT0
uu00 0011
TPG
34
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05J3CP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC05J3DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J3CDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05JB3DW | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05JB3JDW | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J3P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit |
| MC68HC05J5A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-bit microcontroller units |
| MC68HC05J5ADW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-bit microcontroller units |
| MC68HC05J5AJDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-bit microcontroller units |
| MC68HC05J5AJP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-bit microcontroller units |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。