- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45223 > MC68HC05PL4CSD (MOTOROLA INC) 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05PL4CSD |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SSOP-28 |
| 文件頁數(shù)： | 30/98頁 |
| 文件大?。?/td> | 1019K |
| 代理商： | MC68HC05PL4CSD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
GENERAL RELEASE SPECIFICATION
April 30, 1998
MOTOROLA
RESETS
MC68HC05PL4
5-4
REV 2.0
Use the following formula to calculate the COP time-out period:
COP Time-out Period = (prescaler x 256 x 8)
÷ f
BUS
where prescaler is the Timer8 prescaler value
The clock input to the watchdog system is derived from the output of the Timer8,
therefore a reset or preset of Timer8 may affect the COP watchdog time-out
period.
The COP Watchdog reset will assert the pulldown device to pull the RESET pin
low for 3-4 cycles of the internal bus clock.
The COP reset can be enable or disable by the COPON bit in MISCR. The MISCR
is in Figure 5-5.
COPON — COP On
Since the COP Watchdog system is derived from the 8-bit Timer system, the
T8EN bit in the Timer8 Control and Status register (bit3 of $0D) must be set for
COPON bit to have any affect.
COPON can be set to enable the COP watchdog system. Once set, the watch-
dog system cannot be disabled other than by a power-on reset or external
reset. After a reset the COPON bit is cleared and the COP watchdog system is
disabled.
1 =
COP Watchdog enabled.
0 =
COP Watchdog disabled.
NOTE
The COP Watchdog system is not designed to operate in STOP mode, therefore it
should be disabled before entering STOP mode by clearing the COPON bit.
Entering STOP mode with COP watchdog enabled will cause an internal reset of
the MCU.
5.3.3 Illegal Address Reset
An opcode fetch from an address that is not in the ROM (locations $0E00–$1DFF
and $1FF0-$1FFF) or the RAM (locations $0020–$011F) generates an illegal
address reset. The illegal address reset will assert the pulldown device to pull the
RESET pin low for 3-4 cycles of the internal bus clock.
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
MICSR
R
IRQEN
IRQS
TCMPEN
TCAPEN
LED
COPON
POR
$001C
W
RESET
00000000
Figure 5-5. Miscellaneous Control and Status Register (MICSR)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705PL4BDW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705PL4BCDW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705PL4DW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05PL4BCSD | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05PL4P | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05PV8 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05PV8A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05RC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。