參數(shù)資料
型號： MC68HC05V7FN
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC68
封裝： PLASTIC, LCC-68
文件頁數(shù)： 90/170頁
文件大?。?/td> 589K
代理商： MC68HC05V7FN
MOTOROLA
SECTION 1: GENERAL DESCRIPTION
Page 12
MC68HC05V7 Specification Rev. 1.0
is enabled, all the Port C pins will act as negative edge sensitive IRQ sources. See
SECTION 9 PARALLEL I/O for more details on the I/O ports.
1.5.13
AD0-AD7 / PD0-PD7: AD8-AD15/PE0-PE7
When the A/D converter is disabled, PD0-PD7 and PE0-PE7 are general purpose input
pins. The A/D converter is disabled upon exiting from reset. When the A/D converter is
enabled, one of these pins is the analog input to the A/D converter. The A/D control register
contains control bits to direct which of the analog inputs are to be converted at any one
time. A digital read of this pin when the A/D converter is enabled results in a read of logical
zero from the selected analog pin. A digital read of the remaining pins gives their correct
(digital) values. A/D inputs AD8-AD15 (Port E) are not bonded out in the 56-pin package.
See SECTION 10 A/D CONVERTER for more details on the operation of the A/D
subsystem.
1.5.14
PWM
This pin provides an output for the pulse width modulation feature of the on-chip
programmable timer. See SECTION 13 PULSE WIDTH MODULATOR for more details on
the operation of the PWM subsystem.
1.5.15
PF0/SS, PF1/SCK, PF2/MOSI, PF3/MISO
These four I/O lines comprise Port F. The state of any pin is software programmable and
all Port F lines are configured as inputs during power-on or reset. See SECTION 9
PARALLEL I/O for more details on the I/O ports. When the SPI subsystem is enabled, PF0-
PF3 become the data, clock and select lines for the SPI. See SECTION 14 SERIAL
PERIPHERAL INTERFACE for more details on the operation of the SPI subsystem.
1.5.16
BUS, LOAD, REXT1, REXT2
These pins provide the I/O interface and external biasing functions for the MDLC
subsystem. See SECTION 15 MESSAGE DATA LINK CONTROLLER for more details on
the operation of the MDLC subsystem. The regulator control logic monitors the BUS pin and
latches a rising edge to re-enable the primary voltage regulator if this mask option is
enabled.
1.5.17
VIGN
The VIGN pin is used by the internal voltage regulator power moding circuitry to indicate that
the regulator should power up. Its state is reflected in the IGNS bit of the MISC register.
The input voltage levels on this pin are ratioed to the voltage on VBATT. See the electrical
specifications. A smaller secondary regulator remains alive to power the VIGN pin logic
when the primary voltage regulator is powered down, allowing the power moding logic to
recognize and latch a rising edge on this pin and re-enable the primary regulator (power-
up). See SECTION 7
POWER SUPPLY AND REGULATION for a more detailed
description.
The VIGN pin has no function when the option to disable the on-chip voltage regulator is
selected and should be tied low.
相關(guān)PDF資料
PDF描述
MC68HC05V7CB 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56
MC68HC05V7CFU 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64
MC68HC05X16FU 8-BIT, MROM, MICROCONTROLLER, PQFP64
MC68HC705X32FU 8-BIT, OTPROM, MICROCONTROLLER, PQFP64
MC68HC05X16MFU 8-BIT, MROM, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05X16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X32 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor HCMOS) microcontroller unit
MC68HC05X4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05X4CDW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05X4DW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*