參數(shù)資料
型號: MC68HC11F1CFN4R2
廠商: Freescale Semiconductor
文件頁數(shù): 32/158頁
文件大?。?/td> 0K
描述: IC MCU 1K RAM 4MHZ 68-PLCC
標(biāo)準(zhǔn)包裝: 1
系列: HC11
核心處理器: HC11
芯體尺寸: 8-位
速度: 4MHz
連通性: SCI,SPI
外圍設(shè)備: POR,WDT
輸入/輸出數(shù): 30
程序存儲器類型: ROMless
EEPROM 大?。?/td> 512 x 8
RAM 容量: 1K x 8
電壓 - 電源 (Vcc/Vdd): 4.75 V ~ 5.25 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x8b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 68-LCC(J 形引線)
包裝: 剪切帶 (CT)
其它名稱: MC68HC11F1CFN4RCT
ANALOG-TO-DIGITAL CONVERTER
TECHNICAL DATA
10-3
Figure 10-2 Electrical Model of an A/D Input Pin (Sample Mode)
10.1.2 Analog Converter
Conversion of an analog input selected by the multiplexer occurs in this block. It con-
tains a digital-to-analog capacitor (DAC) array, a comparator, and a successive ap-
proximation register (SAR). Each conversion is a sequence of eight comparison
operations, beginning with the most significant bit (MSB). Each comparison deter-
mines the value of a bit in the successive approximation register.
The DAC array performs two functions. It acts as a sample and hold circuit during the
entire conversion sequence, and provides comparison voltage to the comparator dur-
ing each successive comparison.
The result of each successive comparison is stored in the SAR. When a conversion
sequence is complete, the contents of the SAR are transferred to the appropriate re-
sult register.
A charge pump provides switching voltage to the gates of analog switches in the mul-
tiplexer. Charge pump output must stabilize between 7 and 8 volts, thus a delay of up
to 100
s must be imposed after setting ADPU before the converter can be used. The
charge pump is enabled by the ADPU bit in the OPTION register.
Power is provided to the A/D converter system through the AVDD and AVSS pins.
10.1.3 Digital Control
All A/D converter operations are controlled by bits in register ADCTL. In addition to se-
lecting the analog input to be converted, ADCTL bits indicate conversion status, and
control whether single or continuous conversions are performed. Finally, the ADCTL
bits determine whether conversions are performed on single or multiple channels.
10.1.4 Result Registers
Four 8-bit registers (ADR1–ADR4) store conversion results. Each of these registers
can be accessed by the processor in the CPU. The conversion complete flag (CCF)
DAC
CAPACITANCE
VRL
ANALOG
INPUT
PIN
~ 20 pF
+ ~ 20 V
~ 0.7 V
< 2 pF
INPUT
PROTECTION
DEVICE
400 nA
JUNCTION
LEAKAGE
DIFFUSION AND
POLY COUPLER
≤ 4 k
* This analog switch is closed only during the 12-cycle sample time.
*
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
AR215A102K4R CAP CER 1000PF 50V 10% RADIAL
AR201A102K4R CAP CER 1000PF 100V 10% RADIAL
P30G472J1-F CAP CER 4700PF 100V 5% AXIAL
1828857-3 KIT,LC LGTCRP+,JACK 50/125
1828857-2 KIT,LC LGTCRP+,JACK 50/125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC11F1CFN5 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Technical Summary 8-Bit Microcontroller
MC68HC11F1CFU 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11F1CFU1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11F1CFU3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers
MC68HC11F1CFU4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ROM-based high-performance microcontrollers