參數(shù)資料
型號： MC68MH360ZQ25L
廠商： Freescale Semiconductor
文件頁數(shù)： 123/158頁
文件大?。?/td> 0K
描述： IC MPU QUICC 25MHZ 357-PBGA
標準包裝： 44
系列： M683xx
處理器類型： M683xx 32-位
速度： 25MHz
電壓： 5V
安裝類型： 表面貼裝
封裝/外殼： 357-BBGA
供應商設備封裝： 357-PBGA（25x25）
包裝： 托盤
Chapter 4. QMC Exceptions
Note: For the 68360, the bit numbering is reversed. See Appendix A for more information.
Figure 4-3. SCCM Register
4.3 Interrupt Table Entry
The interrupt table contains information about channel-specic events. Its ags are shown
in Figure 4-4. Note that some bits have no meaning when operating in transparent mode.
For more detailed description on which bits are used in HDLC and transparent operation,
refer to Section 2.4, “Channel-Specic Parameters.” Table 4-2 describes the elds of an
interrupt table entry.
Note: For the 68360, the bit numbering is reversed. See Appendix A for more information.
Figure 4-4. Interrupt Table Entry
01234567
IQOV
GINT
GUN
GOV
0
123456789
10
11
12
13
14
15
V
W
NID
IDL
—
CHANNEL NUMBER
MRF
UN
RXF
BSY
TXB
RXB
RESET:
0
00000 00
00000000
Table 4-2. Interrupt Table Entry Field Descriptions
Field
Name
Description
0
V
Valid bit
0 = Entry is not valid.
1 = Valid entry containing interrupt information.
Upon generating a new entry, the RISC processor sets this bit. The V bit is cleared by the host
immediately after it reads the interrupt ags in this entry (before processing the interrupt). The
V bits in the queue are host-initialized. During the initialization procedure, the host must clear
those bits in all queue entries.
1
W
Wrap bit
0 = This is not the last entry in the circular interrupt table.
1 = This is the last circular interrupt table entry. The next event’s entry is written/read (by RISC/
host) from the address contained in INTBASE.
During initialization, the host must clear all W bits in the queue except the last one which must
be set. The length of the queue is left to the user and can be a maximum of 64 Kbytes.
2
NID
Not idle
0 = No NID event has occurred.
1 = A pattern which is not an idle pattern was identied.
NID interrupts are not generated in transparent mode.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關PDF資料
PDF描述
346-012-521-201 CARDEDGE 12POS DUAL .125 GREEN
MC68MH360ZQ25LR2 IC MPU QUICC 25MHZ 357-PBGA
MC68MH360ZQ33LR2 IC MPU QUICC 33MHZ 357-PBGA
IDT70V5378S100BG IC SRAM 576KBIT 100MHZ 272BGA
MC7448HX1000LD IC MPU RISC 32BIT 360-FCCBGA
相關代理商/技術參數(shù)
參數(shù)描述
MC68MH360ZQ25LR2 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZQ25VL 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZQ33L 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68MH360ZQ33LR2 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68P11E1CFN2R2 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*