- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25624 > MC88LV926DW (FREESCALE SEMICONDUCTOR INC) 88LV SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC88LV926DW |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 88LV SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大?。?/td> | 120K |
| 代理商： | MC88LV926DW |
FREESCALE SEMICONDUCTOR ADVANCED CLOCK DRIVERS DEVICE DATA
53
Freescale Semiconductor, Inc.
TECHNICAL DATA
Order number: MC88LV926
Rev 5, 08/2004
Low Skew CMOS PLL 68060
Clock Driver
The MC88LV926 Clock Driver utilizes phase-locked loop technology to lock
its low skew outputs' frequency and phase onto an input reference clock. It is
designed to provide clock distribution for CISC microprocessor or single
processor RISC systems. The RST_IN/RST_OUT(LOCK) pins provide a
processor reset function designed specifically for the MC68/EC/LC030/040/060
microprocessor family. To support the 68060 processor, the 88LV926 operates
from a 3.3 V as well as a 5.0 V supply.
The PLL allows the high current, low skew outputs to lock onto a single clock
input and distribute it with essentially zero delay to multiple locations on a
board. The PLL also allows the MC88LV926 to multiply a low frequency input
clock and distribute it locally at a higher (2X) system frequency.
Features
2X_Q Output Meets All Requirements of the 50 and 66 MHz 68060
Microprocessor PCLK Input Specifications
Low Voltage 3.3 V VCC
Three Outputs (Q0–Q2) With Output–Output Skew <500 ps
CLKEN Output for Half Speed Bus Applications
The Phase Variation From Part—to—Part Between SYNC and the ‘Q' Outputs Is Less Than 600 ps (Derived From the TPD
Specification, Which Defines the Part–to–Part Skew)
SYNC Input Frequency Range From 5.0 MHz to 2X_Q FMax/4
All Outputs Have
± 36 mA Drive (Equal High and Low) CMOS Levels
Can Drive Either CMOS or TTL Inputs. All Inputs Are TTL—Level Compatible with VCC = 3.3 V
Test Mode Pin (PLL_EN) Provided for Low Frequency Testing
Three ‘Q' outputs (Q0–Q2) are provided with less than 500ps skew between their rising edges. A 2X_Q output runs at twice the ‘Q'
output frequency. The 2X_Q output is ideal for 68060 systems which require a 2X processor clock input, and it meets the tight duty
cycle spec of the 50 and 66MHz 68060. The QCLKEN output is designed to drive the CLKEN input of the 68060 when the bus logic
runs at half of the microprocessor clock rate. The QCLKEN output is skewed relative to the 2X_Q output to ensure that CLKEN setup
and hold times of the 68060 are satisfied. A Q/2 frequency is fed back internally, providing a fixed 2X multiplication from the ‘Q' outputs
to the SYNC input. Since the feedback is done internally (no external feedback pin is provided) the input/output frequency
relationships are fixed. The Q3 output provides an inverted clock output to allow flexibility in the clock tree design.
In normal phase–locked operation the PLL_EN pin is held high. Pulling the PLL_EN pin low disables the VCO and puts the 88LV926
in a static ‘test mode'. In this mode there is no frequency limitation on the input clock, which is necessary for a low frequency board
test environment.
The RST_OUT(LOCK) pin doubles as a phase–lock indicator. When the RST_IN pin is held high, the open drain RST_OUT pin
will be pulled actively low until phase–lock is achieved. When phase–lock occurs, the RST_OUT(LOCK) is released and a pull–up
resistor will pull the signal high. To give a processor reset signal, the RST_IN pin is toggled low, and the RST_OUT(LOCK) pin will
stay low for 1024 cycles of the ‘Q' output frequency after the RST_IN pin is brought back high.
Description of the RST_IN/RST_OUT(LOCK) Functionality
The RST_IN and RST_OUT(LOCK) pins provide a 68030/040/060 processor reset function, with the RST_OUT pin also acting as
a lock indicator. If the RST_IN pin is held high during system power–up, the RST_OUT pin will be in the low state until steady state
phase/frequency lock to the input reference is achieved. 1024 ‘Q' output cycles after phase–lock is achieved the RST_OUT(LOCK)
pin will go into a high impedance state, allowing it to be pulled high by an external pull–up resistor (see the AC/DC specs for
the characteristics of the RST_OUT(LOCK) pin). If the RST_IN pin is held low during power–up, the RST_OUT(LOCK) pin will
remain low.
MC88LV926
DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751D-06
LOW SKEW CMOS PLL
68080 CLOCK DRIVER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9328MX21SCVM | 32-BIT, 266 MHz, MICROPROCESSOR, PBGA289 |
| MC9S08AC16CFJE | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP32 |
| MC9S08AC15MFDE | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, QCC48 |
| MC9S08AC8VFGE | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP44 |
| MC9S08DN60VLH | 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC88LV926DWR2 | 功能描述:IC DRIVER CLK PLL 66MHZ 20-SOIC RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| MC88LV926EG | 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| MC88LV926EGR2 | 功能描述:IC PLL CLOCK DRIVER 20-SOIC RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| MC88PL117 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CMOS PLL CLOCK DRIVER |
| MC88PL117FN | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CMOS PLL CLOCK DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。