- 鎮ㄧ従鍦ㄧ殑浣嶇疆锛�璨疯常IC缍� > PDF鐩寗10943 > MC9328MX21CVMR2 (Freescale Semiconductor)IC MCU I.MX21 266MHZ 289-MAPBGA PDF璩囨枡涓嬭級
鍙冩暩璩囨枡
| 鍨嬭櫉锛� | MC9328MX21CVMR2 |
| 寤犲晢锛� | Freescale Semiconductor |
| 鏂囦欢闋佹暩锛� | 41/100闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC MCU I.MX21 266MHZ 289-MAPBGA |
| 妯欐簴鍖呰锛� | 1,000 |
| 绯诲垪锛� | i.MX21 |
| 鏍稿績铏曠悊鍣細 | ARM9 |
| 鑺珨灏哄锛� | 32-浣� |
| 閫熷害锛� | 266MHz |
| 閫ｉ€氭€э細 | 1 绶�锛孍BI/EMI锛孖²C锛孖rDA锛孧MC锛屾櫤鑳藉崱锛孲PI锛孲SI锛孶ART/USART锛孶SB OTG |
| 澶栧湇瑷倷锛� | DMA锛孖²S锛孡CD锛孭OR锛孭WM锛學DT |
| 杓稿叆/杓稿嚭鏁革細 | 192 |
| 绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 | ROMless |
| 闆诲 - 闆绘簮 (Vcc/Vdd)锛� | 1.45 V ~ 3.3 V |
| 鎸暕鍣ㄥ瀷锛� | 澶栭儴 |
| 宸ヤ綔婧害锛� | -40°C ~ 85°C |
| 灏佽/澶栨锛� | 289-LFBGA |
| 鍖呰锛� | 甯跺嵎 (TR) |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�鐣跺墠绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�
Specifications
MC9328MX21 Technical Data, Rev. 3.4
Freescale Semiconductor
45
Table 29. NFC Target Timing Parameters1,2
1. High is defined as 80% of signal value and low is defined as 20% of signal value. All timings are listed according to this NFC
clock frequency (multiples of NFC clock period) except NF16, which is not NFC clock related.
2. The read data is generated by the NAND Flash device and sampled with the internal NFC clock.
ID
Parameter
Symbol
Relationship to NFC
Clock Period
(T)
NFC Clock
22.17 MHz
T = 45 ns
NFC Clock
33.25 MHz
T = 30 ns
Unit
Min
Max
Min
Max
Min
Max
NF1 NFCLE Setup Time
tCLS
T
鈥�
45
鈥�
30
鈥�
ns
NF2 NFCLE Hold Time
tCLH
T
鈥�
45
鈥�
30
鈥�
ns
NF3 NFCE Setup Time
tCS
T
鈥�
45
鈥�
30
鈥�
ns
NF4 NFCE Hold Time
tCH
T
鈥�
45
鈥�
30
鈥�
ns
NF5 NF_WP Pulse Width
tWP
T
鈥�
45
鈥�
30
鈥�
ns
NF6 NFALE Setup Time
tALS
T
鈥�
45
鈥�
30
鈥�
ns
NF7 NFALE Hold Time
tALH
T
鈥�
45
鈥�
30
鈥�
ns
NF8 Data Setup Time
tDS
T
鈥�
45
鈥�
30
鈥�
ns
NF9 Data Hold Time
tDH
T
鈥�
45
鈥�
30
鈥�
ns
NF10 Write Cycle Time
tWC
2T
鈥�
90
鈥�
60
鈥�
ns
NF11 NFWE Hold Time
tWH
T
鈥�
45
鈥�
30
鈥�
ns
NF12 Ready to NFRE Low
tRR
4T
鈥�
180
鈥�
120
鈥�
ns
NF13 NFRE Pulse Width
tRP
1.5T
鈥�
67.5
鈥�
45
鈥�
ns
NF14 READ Cycle Time
tRC
2T
鈥�
90
鈥�
60
鈥�
ns
NF15 NFRE High Hold Time
tREH
0.5T
鈥�
22.5
鈥�
15
鈥�
ns
NF16 Data Setup on READ
tDSR
15
鈥�
15
鈥�
15
鈥�
ns
NF17 Data Hold on READ
tDHR
0
鈥�
0
鈥�
0
鈥�
ns
鐩搁棞PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| VI-BN3-IY-F3 | CONVERTER MOD DC/DC 24V 50W |
| VI-BN2-IY-F2 | CONVERTER MOD DC/DC 15V 50W |
| MC9328MX21CVM | IC MCU I.MX21 266MHZ 289-MAPBGA |
| MC9328MX21VKR2 | IC MCU I.MX21 266MHZ 289-MAPBGA |
| MC9328MX21DVKR2 | IC MCU I.MX21 266MHZ 289-MAPBGA |
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁� |
鍙冩暩鎻忚堪 |
|---|---|
| MC9328MX21DVG | 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:DB I.MX21 - Bulk 鍒堕€犲晢:Motorola Inc 鍔熻兘鎻忚堪: 鍒堕€犲晢:MOTOROLA 鍔熻兘鎻忚堪: |
| MC9328MX21DVGR2 | 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:- Bulk |
| MC9328MX21DVH | 鍒堕€犲晢:MOTOROLA 鍒堕€犲晢鍏ㄧū:Motorola, Inc 鍔熻兘鎻忚堪:i.MX family of microprocessors |
| MC9328MX21DVK | 鍔熻兘鎻忚堪:铏曠悊鍣� - 灏堥杸鎳夌敤 DB I.MX21 PB-FR RoHS:鍚� 鍒堕€犲晢:Freescale Semiconductor 椤炲瀷:Multimedia Applications 鏍稿績:ARM Cortex A9 铏曠悊鍣ㄧ郴鍒�:i.MX6 鏁告摎绺界窔瀵害:32 bit 鏈€澶ф檪閻橀牷鐜�:1 GHz 鎸囦护/鏁告摎绶╁瓨: 鏁告摎 RAM 澶у皬:128 KB 鏁告摎 ROM 澶у皬: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 95 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:MAPBGA-432 |
| MC9328MX21DVK | 鍒堕€犲晢:Freescale Semiconductor 鍔熻兘鎻忚堪:Microprocessor |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�
