參數(shù)資料
型號: MC9328MX21VMR2
廠商: Freescale Semiconductor
文件頁數(shù): 38/100頁
文件大小: 0K
描述: IC MCU I.MX21 266MHZ 289-MAPBGA
標準包裝: 1,000
系列: i.MX21
核心處理器: ARM9
芯體尺寸: 32-位
速度: 266MHz
連通性: 1 線,EBI/EMI,I²C,IrDA,MMC,智能卡,SPI,SSI,UART/USART,USB OTG
外圍設(shè)備: DMA,I²S,LCD,POR,PWM,WDT
輸入/輸出數(shù): 192
程序存儲器類型: ROMless
電壓 - 電源 (Vcc/Vdd): 1.45 V ~ 3.3 V
振蕩器型: 外部
工作溫度: 0°C ~ 70°C
封裝/外殼: 289-LFBGA
包裝: 帶卷 (TR)
MC9328MX21 Technical Data, Rev. 3.4
42
Freescale Semiconductor
Specifications
3.12.2
SDIO-IRQ and ReadWait Service Handling
In SDIO, there is a 1-bit or 4-bit interrupt response from the SDIO peripheral card. In 1-bit mode, the
interrupt response is simply that the SD_DAT[1] line is held low. The SD_DAT[1] line is not used as data
in this mode. The memory controller generates an interrupt according to this low and the system interrupt
continues until the source is removed (SD_DAT[1] returns to its high level).
In 4-bit mode, the interrupt is less simple. The interrupt triggers at a particular period called the Interrupt
Period during the data access, and the controller must sample SD_DAT[1] during this short period to
determine the IRQ status of the attached card. The interrupt period only happens at the boundary of each
block (512 bytes).
Figure 31. SDIO IRQ Timing Diagram
ReadWait is another feature in SDIO that allows the user to submit commands during the data transfer. In
this mode, the block temporarily pauses the data transfer operation counter and related status, yet keeps
the clock running, and allows the user to submit commands as normal. After all commands are submitted,
the user can switch back to the data transfer operation and all counter and status values are resumed as
access continues.
Figure 32. SDIO ReadWait Timing Diagram
Command read cycle
NRC
8
Clock cycles
Command-command cycle
NCC
8
Clock cycles
Command write cycle
NWR
2
Clock cycles
Stop transmission cycle
NST
2
Clock cycles
TAAC: Data read access time -1 defined in CSD register bit[119:112]
NSAC: Data read access time -2 in CLK cycles (NSAC100) defined in CSD register bit[111:104]
Table 28. Timing Values for Figure 26 through Figure 30 (Continued)
Parameter
Symbol
Minimum
Maximum
Unit
Interrupt Period
IRQ
DAT[1]
For 4-bit
L H
Interrupt Period
DAT[1]
For 1-bit
CMD
Content
S T
E Z Z P
E Z Z
******
Z Z
Response
CRC
S
Z
E
S
Block Data
E
S
Block Data
DAT[1]
For 4-bit
DAT[2]
For 4-bit
CMD
******
P S T
E Z Z
******
CMD52
Z
CRC
E Z Z
S Block Data
L L L L L L L L L L L L L L L L L L L L L H Z S
E
S Block Data
E
Block Data
Z Z L H
E
S Block Data
相關(guān)PDF資料
PDF描述
MC9328MX21DVMR2 IC MCU I.MX21 266MHZ 289-MAPBGA
S912XDT256F1MAL IC MCU FLASH 112-LQFP
MC9328MX21DVM IC MCU I.MX21 266MHZ 289-MAPBGA
MC9328MX21VM IC MCU I.MX21 266MHZ 289-MAPBGA
MCIMX357DJQ5CR2 MULTIMEDIA PROCESSOR 400-MAPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC9328MXL 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MX Family of applications processors
MC9328MXL/D 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXL_06 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MX Family of applications processors
MC9328MXLCVF15 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor
MC9328MXLCVH15 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:i.MX Integrated Portable System Processor