S3IDD Stop3 mode supply curren" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� MC9S08MM128VLH
寤犲晢锛� Freescale Semiconductor
鏂囦欢闋佹暩(sh霉)锛� 15/52闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC MCU 8BIT 128K FLASH 64LQFP
妯欐簴鍖呰锛� 160
绯诲垪锛� S08
鏍稿績铏曠悊鍣細 S08
鑺珨灏哄锛� 8-浣�
閫熷害锛� 48MHz
閫ｉ€氭€э細 I²C锛孲CI锛孲PI锛孶SB
澶栧湇瑷�(sh猫)鍌欙細 LVD锛孭OR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 33
绋嬪簭瀛樺劜鍣ㄥ閲忥細 128KB锛�128K x 8锛�
绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 闁冨瓨
RAM 瀹归噺锛� 12K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 1.8 V ~ 3.6 V
鏁�(sh霉)鎿�(j霉)杞�(zhu菐n)鎻涘櫒锛� A/D 6x16b锛孌/A 1x12b
鎸暕鍣ㄥ瀷锛� 鍏�(n猫i)閮�
宸ヤ綔婧害锛� -40°C ~ 105°C
灏佽/澶栨锛� 64-LQFP
鍖呰锛� 鎵樼洡
Electrical Characteristics
Freescale Semiconductor
22
8
S3IDD
Stop3 mode
supply
current4
No clocks active
N/A
3
0.55
0.9
A
鈥�40 to
25
P
N/A
3
5.5
8.9
A
70
C
N/A
3
14
18
A
85
C
N/A
3
37
42
A
105
P
N/A
20.35
0.5
A
鈥�40 to
25
C
N/A
2
3.8
6.8
A
70
C
N/A
2
14
20
A
85
C
N/A
2
25
46
A
105
C
1 Data in Typical column was characterized at 3.0 V, 25掳C or is typical recommended value.
2 ON = System Clock Gating Control registers turn on system clock to the corresponding modules.
3 OFF = System Clock Gating Control registers turn off system clock to the corresponding modules.
4 All digital pins must be configured to a known state to prevent floating pins from adding current. Smaller packages
may have some pins that are not bonded out; however, software must still be configured to the largest pin package
available so that all pins are in a known state. Otherwise, floating pins that are not bonded in the smaller packages
may result in a higher current draw.
NOTE: I/O pins are configured to output low, input-only pins are configured to pullup enabled. IRO pin connects to
ground. TRIAMPx, OPAMPx, DACO, and VREFO pins are at reset state and unconnected.
Table 11. Typical Stop Mode Adders
#
Parameter
Condition
Temperature (掳C)
Units
C
鈥�40
25
70
85
105
1
LPO
鈥�
50
75
100
150
250
nA
D
2
EREFSTEN
RANGE = HGO = 0
600
650
750
850
1000
nA
D
3IREFSTEN1
鈥�
73
80
92
125
A
T
4
TOD
Does not include clock source
current
50
75
100
150
250
nA
D
5
PRACMP1
Not using the bandgap
(BGBE = 0)
30
35
40
55
75
A
T
6
ADC1
ADLPC = ADLSMP = 1
Not using the bandgap
(BGBE = 0)
190
195
210
220
260
A
T
Table 10. Supply Current Characteristics (Continued)
#
Symbol
Parameter
Bus
Freq
VDD (V)
Typ1
Max
Unit
Temp
(
C)
C
Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
S9S08AW60E5MPUE MCU 60KB FLASH AUTO 64-LQFP
VI-25F-IY-B1 CONVERTER MOD DC/DC 72V 50W
VE-B61-IY-B1 CONVERTER MOD DC/DC 12V 50W
S9S08AW60E5MFUE MCU 60KB FLASH AUTO 64-QFP
MC9S08DZ32AMLF IC MCU 32K FLASH 2K RAM 48-LQFP
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
MC9S08MM128VLK 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 8BIT 128K FLASH RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
MC9S08MM128VMB 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 8BIT 128K FLASH RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
MC9S08MM32 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū:Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:Advanced Information
MC9S08MM32A 鍒堕€犲晢:FREESCALE 鍒堕€犲晢鍏ㄧū:Freescale Semiconductor, Inc 鍔熻兘鎻忚堪:Advanced Information
MC9S08MM32ACLH 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 8BIT 32K FLASH NO USB RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰ㄦ牸:SMD/SMT
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏燂紝濉涓€琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 我
    • 采购
    • 搜索
    • 会员