參數(shù)資料
型號(hào): MCF52221CAF66
廠商: Freescale Semiconductor
文件頁數(shù): 17/55頁
文件大?。?/td> 0K
描述: IC MCU 128K FLASH 66MHZ 100-LQFP
標(biāo)準(zhǔn)包裝: 90
系列: MCF5222x
核心處理器: Coldfire V2
芯體尺寸: 32-位
速度: 66MHz
連通性: I²C,SPI,UART/USART,USB OTG
外圍設(shè)備: DMA,LVD,POR,PWM,WDT
輸入/輸出數(shù): 56
程序存儲(chǔ)器容量: 128KB(128K x 8)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 16K x 8
電壓 - 電源 (Vcc/Vdd): 3 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-LQFP
包裝: 托盤
配用: M52221DEMO-ND - BOARD DEMO FOR MCF52221
Family Configurations
MCF52223 ColdFire Microcontroller, Rev. 3
Freescale Semiconductor
24
1.13
General Purpose Timer Signals
Table 15 describes the general purpose timer signals.
1.14
Pulse Width Modulator Signals
Table 16 describes the PWM signals.
1.15
Debug Support Signals
These signals are used as the interface to the on-chip JTAG controller and the BDM logic.
Table 15. GPT Signals
Signal Name
Abbreviation
Function
I/O
General Purpose Timer
Input/Output
GPT[3:0]
Inputs to or outputs from the general purpose timer module.
I/O
Table 16. PWM Signals
Signal Name
Abbreviation
Function
I/O
PWM Output Channels
PWM[7:0]
Pulse width modulated output for PWM channels.
O
Table 17. Debug Support Signals
Signal Name
Abbreviation
Function
I/O
JTAG Enable
JTAG_EN
Select between debug module and JTAG signals at reset.
I
Test Reset
TRST
This active-low signal is used to initialize the JTAG logic
asynchronously.
I
Test Clock
TCLK
Used to synchronize the JTAG logic.
I
Test Mode Select
TMS
Used to sequence the JTAG state machine. TMS is sampled on the
rising edge of TCLK.
I
Test Data Input
TDI
Serial input for test instructions and data. TDI is sampled on the rising
edge of TCLK.
I
Test Data Output
TDO
Serial output for test instructions and data. TDO is tri-stateable and is
actively driven in the shift-IR and shift-DR controller states. TDO
changes on the falling edge of TCLK.
O
Development Serial
Clock
DSCLK
Development Serial Clock - Internally synchronized input. (The logic
level on DSCLK is validated if it has the same value on two
consecutive rising bus clock edges.) Clocks the serial communication
port to the debug module during packet transfers. Maximum frequency
is PSTCLK/5. At the synchronized rising edge of DSCLK, the data
input on DSI is sampled and DSO changes state.
I
Breakpoint
BKPT
Breakpoint - Input used to request a manual breakpoint. Assertion of
BKPT puts the processor into a halted state after the current
instruction completes. Halt status is reflected on processor
status/debug data signals (PST[3:0] and PSTDDATA[7:0]) as the
value 0xF. If CSR[BKD] is set (disabling normal BKPT functionality),
asserting BKPT generates a debug interrupt exception in the
processor.
I
相關(guān)PDF資料
PDF描述
DS80C320-ECG/T&R IC MCU HI SPEED 25MHZ 44-TQFP
DS87C530-ENL IC MCU EPR/ROM W/RTC 33MZ 52TQFP
DS87C530-ECL IC MCU EPR/ROM W/RTC 33MZ 52TQFP
1061541021 ADPT OPT MULTIMODE SC-ST BEIGE
1061541011 ADPT OPT MULTIMODE FC-SC BEIGE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCF52221CAF80 功能描述:32位微控制器 - MCU 32-BIT MCU W/ USB FS OTG RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
MCF52221CVM66 功能描述:32位微控制器 - MCU 32-BIT MCU W/ USB FS OTG RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
MCF52221CVM80 功能描述:32位微控制器 - MCU 32-BIT MCU W/ USB FS OTG RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:90 MHz 程序存儲(chǔ)器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風(fēng)格:SMD/SMT
MCF52223 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire Microcontroller
MCF52223_07 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:ColdFire Microcontroller