- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98013 > MCF52277CVM166 (FREESCALE SEMICONDUCTOR INC) 32-BIT, 166.67 MHz, RISC PROCESSOR, PBGA196 PDF資料下載
參數(shù)資料
| 型號： | MCF52277CVM166 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 166.67 MHz, RISC PROCESSOR, PBGA196 |
| 封裝： | 15 X 15 MM, PLASTIC, ROHS COMPLIANT, MAPBGA-196 |
| 文件頁數(shù)： | 29/42頁 |
| 文件大小： | 1632K |
| 代理商： | MCF52277CVM166 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
Electrical Characteristics
MCF5227x ColdFire Microprocessor Data Sheet, Rev. 4
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
35
Figure 23. I2C Input/Output Timings
I5
I2C_SCL/I2C_SDA fall time (VIH = 2.4 V to VIL =0.5 V)
—
1
ms
I6
Clock high time
4
—
tcyc
I7
Data setup time
0
—
ns
I8
Start condition setup time (for repeated start condition only)
2
—
tcyc
I9
Stop condition setup time
2
—
tcyc
Table 27. I2C Output Timing Specifications between SCL and SDA
Num
Characteristic
Min
Max
Unit
I11
1 Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum
frequency (IFDR = 0x20) results in minimum output timings as shown in Table 27. The I2C interface is designed
to scale the actual data transition time to move it to the middle of the SCL low period. The actual position is
affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 27
are minimum values.
Start condition hold time
6
—
tcyc
I21
Clock low period
10
—
tcyc
I32
2 Because I2C_SCL and I2C_SDA are open-collector-type outputs, which the processor can only actively drive
low, the time I2C_SCL or I2C_SDA take to reach a high level depends on external signal capacitance and pull-up
resistor values.
I2C_SCL/I2C_SDA rise time (VIL = 0.5 V to VIH = 2.4 V)
—
s
I41
Data hold time
7
—
tcyc
I53
3 Specified at a nominal 50-pF load.
I2C_SCL/I2C_SDA fall time (VIH = 2.4 V to VIL = 0.5 V)
—
3
ns
I61
Clock high time
10
—
tcyc
I71
Data setup time
2
—
tcyc
I81
Start condition setup time (for repeated start condition only)
20
—
tcyc
I91
Stop condition setup time
10
—
tcyc
Table 26. I2C Input Timing Specifications between SCL and SDA (continued)
Num
Characteristic
Min
Max
Unit
I2
I6
I1
I4
I8
I9
I5
I3
I2C_SCL
I2C_SDA
I7
相關PDF資料 |
PDF描述 |
|---|---|
| MCF5249LPV120 | 32-BIT, 120 MHz, RISC PROCESSOR, PQFP144 |
| MCF5251VM140 | 32-BIT, 140 MHz, MICROPROCESSOR, PBGA225 |
| MCF5251CVM140 | 32-BIT, 140 MHz, MICROPROCESSOR, PBGA225 |
| MCH4008 | L BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR |
| MCH4009 | 40 mA, 3.5 V, NPN, Si, SMALL SIGNAL TRANSISTOR |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCF5232 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Microprocessor Hardware Specification |
| MCF5232160QFP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Microprocessor Hardware Specification |
| MCF5232196MAPBGA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Integrated Microprocessor Hardware Specification |
| MCF5232CAB80 | 功能描述:微處理器 - MPU MCF5232 V2CORE 64KSRAM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MCF5232CVM100 | 功能描述:微處理器 - MPU MCF5232 V2CORE 64KSRAM RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購，3分鐘左右您將得到回復。