I2
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� MCIMX31CVKN5D
寤犲晢锛� Freescale Semiconductor
鏂囦欢闋佹暩(sh霉)锛� 69/118闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC MCU I.MX31 400MHZ 457TMAP
妯欐簴鍖呰锛� 152
绯诲垪锛� i.MX31
鏍稿績铏曠悊鍣細 ARM11
鑺珨灏哄锛� 32-浣�
閫熷害锛� 532MHz
閫ｉ€氭€э細 1 绶�锛孉TA锛孍BI/EMI锛孎(xi脿n)IR锛孖²C锛孧MC/SD锛孭CMCIA锛孲IM锛孲PI锛孲SI锛孶ART/USART锛孶SB锛孶SB OTG
澶栧湇瑷倷锛� DMA锛孡CD锛孭OR锛孭WM锛學DT
绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 ROMless
RAM 瀹归噺锛� 16K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 1.22 V ~ 3.3 V
鎸暕鍣ㄥ瀷锛� 澶栭儴
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 457-LFBGA
鍖呰锛� 鎵樼洡
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�鐣跺墠绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�
MCIMX31/MCIMX31L Technical Data, Rev. 4.3
54
Freescale Semiconductor
Electrical Characteristics
4.3.13
I2C Electrical Specifications
This section describes the electrical information of the I2C Module.
4.3.13.1
I2C Module Timing
Figure 41 depicts the timing of I2C module. Table 42 lists the I2C module timing parameters where the I/O
supply is 2.7 V. 1
Figure 41. I2C Bus Timing Diagram
Table 42. I2C Module Timing Parameters鈥擨2C Pin I/O Supply=2.7 V
ID
Parameter
Standard Mode
Fast Mode
Unit
Min
Max
Min
Max
IC1
I2CLK cycle time
10
鈥�
2.5
鈥�
渭s
IC2
Hold time (repeated) START condition
4.0
鈥�
0.6
鈥�
渭s
IC3
Set-up time for STOP condition
4.0
鈥�
0.6
鈥�
渭s
IC4
Data hold time
01
1 A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the
falling edge of I2CLK.
3.452
2 The maximum hold time has to be met only if the device does not stretch the LOW period (ID IC6) of the I2CLK signal.
01
0.92
渭s
IC5
HIGH Period of I2CLK Clock
4.0
鈥�
0.6
鈥�
渭s
IC6
LOW Period of the I2CLK Clock
4.7
鈥�
1.3
鈥�
渭s
IC7
Set-up time for a repeated START condition
4.7
鈥�
0.6
鈥�
渭s
IC8
Data set-up time
250
鈥�
1003
3 A Fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement of set-up time (ID IC7) of
250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the I2CLK signal.
If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line max_rise_time
(ID No IC10) + data_setup_time (ID No IC8) = 1000 + 250 = 1250 ns (according to the Standard-mode I2C-bus specification)
before the I2CLK line is released.
鈥攏s
IC9
Bus free time between a STOP and START condition
4.7
鈥�
1.3
鈥�
渭s
IC10
Rise time of both I2DAT and I2CLK signals
鈥�
1000
20+0.1Cb
4
4 C
b = total capacitance of one bus line in pF.
300
ns
IC11
Fall time of both I2DAT and I2CLK signals
鈥�
300
20+0.1Cb
300
ns
IC12
Capacitive load for each bus line (Cb)
鈥�
400
鈥�
400
pF
IC10
IC11
IC9
IC2
IC8
IC4
IC7
IC3
IC6
IC10
IC5
IC11
START
STOP
START
I2DAT
I2CLK
IC1
鐩搁棞PDF璩囨枡
PDF鎻忚堪
MPC5554MZP132R2 IC MCU 2M FLASH 132MHZ 416-PBGA
VI-2T4-CV-S CONVERTER MOD DC/DC 48V 150W
MC912DG128AVPVE IC MCU 128K FLASH 8MHZ 112-LQFP
MPC5554MVR132R2 IC MCU 2M FLASH 132MHZ 416-PBGA
MC912DT128ACPVE IC MCU 128K FLASH 8MHZ 112-LQFP
鐩搁棞浠ｇ悊鍟�/鎶€琛撳弮鏁�(sh霉)
鍙冩暩(sh霉)鎻忚堪
MCIMX31CVKN5DR2 鍔熻兘鎻忚堪:铏曠悊鍣� - 灏堥杸鎳夌敤 2.0.1 CONSUMER FULL RoHS:鍚� 鍒堕€犲晢:Freescale Semiconductor 椤炲瀷:Multimedia Applications 鏍稿績:ARM Cortex A9 铏曠悊鍣ㄧ郴鍒�:i.MX6 鏁�(sh霉)鎿氱附绶氬搴�:32 bit 鏈€澶ф檪閻橀牷鐜�:1 GHz 鎸囦护/鏁�(sh霉)鎿氱珐瀛�: 鏁�(sh霉)鎿� RAM 澶у皬:128 KB 鏁�(sh霉)鎿� ROM 澶у皬: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 95 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:MAPBGA-432
MCIMX31CVMN4C 鍔熻兘鎻忚堪:铏曠悊鍣� - 灏堥杸鎳夌敤 TORTOLA MX31 AUTO FULL RoHS:鍚� 鍒堕€犲晢:Freescale Semiconductor 椤炲瀷:Multimedia Applications 鏍稿績:ARM Cortex A9 铏曠悊鍣ㄧ郴鍒�:i.MX6 鏁�(sh霉)鎿氱附绶氬搴�:32 bit 鏈€澶ф檪閻橀牷鐜�:1 GHz 鎸囦护/鏁�(sh霉)鎿氱珐瀛�: 鏁�(sh霉)鎿� RAM 澶у皬:128 KB 鏁�(sh霉)鎿� ROM 澶у皬: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 95 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:MAPBGA-432
MCIMX31CVMN4CR2 鍔熻兘鎻忚堪:铏曠悊鍣� - 灏堥杸鎳夌敤 TORTOLA MX31 AUTO FULL RoHS:鍚� 鍒堕€犲晢:Freescale Semiconductor 椤炲瀷:Multimedia Applications 鏍稿績:ARM Cortex A9 铏曠悊鍣ㄧ郴鍒�:i.MX6 鏁�(sh霉)鎿氱附绶氬搴�:32 bit 鏈€澶ф檪閻橀牷鐜�:1 GHz 鎸囦护/鏁�(sh霉)鎿氱珐瀛�: 鏁�(sh霉)鎿� RAM 澶у皬:128 KB 鏁�(sh霉)鎿� ROM 澶у皬: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 95 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:MAPBGA-432
MCIMX31CVMN4D 鍔熻兘鎻忚堪:铏曠悊鍣� - 灏堥杸鎳夌敤 2.0.1 AUTO FULL RoHS:鍚� 鍒堕€犲晢:Freescale Semiconductor 椤炲瀷:Multimedia Applications 鏍稿績:ARM Cortex A9 铏曠悊鍣ㄧ郴鍒�:i.MX6 鏁�(sh霉)鎿氱附绶氬搴�:32 bit 鏈€澶ф檪閻橀牷鐜�:1 GHz 鎸囦护/鏁�(sh霉)鎿氱珐瀛�: 鏁�(sh霉)鎿� RAM 澶у皬:128 KB 鏁�(sh霉)鎿� ROM 澶у皬: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 95 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:MAPBGA-432
MCIMX31CVMN4DR2 鍔熻兘鎻忚堪:铏曠悊鍣� - 灏堥杸鎳夌敤 2.0.1 AUTO FULL RoHS:鍚� 鍒堕€犲晢:Freescale Semiconductor 椤炲瀷:Multimedia Applications 鏍稿績:ARM Cortex A9 铏曠悊鍣ㄧ郴鍒�:i.MX6 鏁�(sh霉)鎿氱附绶氬搴�:32 bit 鏈€澶ф檪閻橀牷鐜�:1 GHz 鎸囦护/鏁�(sh霉)鎿氱珐瀛�: 鏁�(sh霉)鎿� RAM 澶у皬:128 KB 鏁�(sh霉)鎿� ROM 澶у皬: 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�:+ 95 C 瀹夎棰ㄦ牸:SMD/SMT 灏佽 / 绠遍珨:MAPBGA-432
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*