- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383586 > MCP1726 (Microchip Technology Inc.) 1A, Low Voltage, Low Quiescent Current LDO Regulator PDF資料下載
參數(shù)資料
| 型號： | MCP1726 |
| 廠商： | Microchip Technology Inc. |
| 元件分類： | 基準電壓源/電流源 |
| 英文描述： | 1A, Low Voltage, Low Quiescent Current LDO Regulator |
| 中文描述： | 1A中，低電壓，低靜態(tài)電流LDO穩(wěn)壓器 |
| 文件頁數(shù)： | 13/30頁 |
| 文件大?。?/td> | 431K |
| 代理商： | MCP1726 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
2005 Microchip Technology Inc.
DS21936B-page 13
MCP1726
3.0
PIN DESCRIPTION
The descriptions of the pins are listed in Table 3-1.
TABLE 3-1:
PIN FUNCTION TABLE
3.1
Input Voltage Supply (V
IN
)
Connect the unregulated or regulated input voltage
source to V
IN
. If the input voltage source is located
several inches away from the LDO, or the input source
is a battery, it is recommended that an input capacitor
be used. A typical input capacitance value of 1 μF to
10 μF should be sufficient for most applications.
3.2
The SHDN input is used to turn the LDO output voltage
on and off. When the SHDN input is at a logic-high
level, the LDO output voltage is enabled. When the
SHDN input is pulled to a logic-low level, the LDO
output voltage is disabled. When the SHDN input is
pulled low, the PWRGD output also goes low and the
LDO enters a low quiescent current shutdown state
where the typical quiescent current is 0.1 μA.
Shutdown Control Input (SHDN)
3.3
Ground (GND)
Connect the GND pin of the LDO to a quiet circuit
ground. This will help the LDO power supply rejection
ratio and noise performance. The ground pin of the
LDO only conducts the quiescent current of the LDO
(typically 140 μA), so a heavy trace is not required.
3.4
Power Good Output (PWRGD)
The PWRGD output is an open-drain output used to
indicate when the LDO output voltage is within 92%
(typically) of its nominal regulation value. The PWRGD
output has a typical hysteresis value of 2% for the
adjustable voltage version and for voltage outputs less
than 2.5V. For fixed output voltage versions greater
than 2.5V, the hysteresis is 0.7%. The PWRGD output
is delayed on power-up by 200 μs (typical, no capaci-
tance on C
DELAY
pin). This delay time is controlled by
the C
DELAY
pin.
3.5
Power Good Delay Set-Point Input
(C
DELAY
)
The C
DELAY
input sets the power-up delay time for the
PWRGD output. By connecting an external capacitor
from the C
DELAY
pin to ground, the delay times for the
PWRGD output can be adjusted from 200 μs (no
capacitance) to 300 ms (0.1 μF capacitor). This allows
for the optimal setting of the system reset time.
3.6
Output Voltage Sense Input (ADJ)
The output voltage adjust pin (ADJ) for the adjustable
output voltage version of the MCP1726 allows the user
to set the output voltage of the LDO by using two
external resistors. The adjust pin voltage is 0.41V
(typical).
3.7
Regulated Output Voltage (V
OUT
)
The V
OUT
pin(s) is the regulated output voltage of the
LDO. A minimum output capacitance of 1.0 μF is
required for LDO stability. The MCP1726 is stable with
ceramic, tantalum and aluminum-electrolytic capaci-
tors. See
Section 4.3 “Output Capacitor”
for output
capacitor selection guidance.
3.8
Exposed Pad (EP)
The 3X3 DFN package has an exposed pad on the bot-
tom of the package. This pad should be soldered to the
Printed Circuit Board (PCB) to aid in the removal of
heat from the package during operation. The exposed
pad is at the ground potential of the LDO.
Pin No.
Fixed Output
Pin No.
Adjustable
Output
Name
Description
1
2
3
4
5
6
1
2
3
4
5
6
7
V
IN
V
IN
SHDN
GND
PWRGD
C
DELAY
ADJ
V
OUT
V
OUT
EP
Input Voltage Supply
Input Voltage Supply
Shutdown Control Input (active-low)
Ground
Power Good Output
Power Good Delay Set-Point Input
Output Voltage Sense Input (adjustable version)
Regulated Output Voltage
Regulated Output Voltage
Exposed Pad of the DFN Package
—
7
8
—
8
Exposed Pad
Exposed Pad
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP1727 | 1.5A, Low Voltage, Low Quiescent Current LDO Regulator |
| MCP1801 | 150 mA, High PSRR, Low Quiescent Current LDO |
| MCP1802 | 300 mA, High PSRR, Low Quiescent Current LDO |
| MCP1827T-1202EAB | 1.5A, Low Voltage, Low Quiescent Current LDO Regulator |
| MCP1827-5002EAB | 1.5A, Low Voltage, Low Quiescent Current LDO Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP1726-0802E/MF | 功能描述:低壓差穩(wěn)壓器 - LDO 1A .8V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| MCP1726-0802E/SN | 功能描述:低壓差穩(wěn)壓器 - LDO 1A .8V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| MCP1726-1202E/MF | 功能描述:低壓差穩(wěn)壓器 - LDO 1A 1.2V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| MCP1726-1202E/SN | 功能描述:低壓差穩(wěn)壓器 - LDO 1A 1.2V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| MCP1726-1802E/MF | 功能描述:低壓差穩(wěn)壓器 - LDO 1A 1.8V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。