- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383586 > MCP1726 (Microchip Technology Inc.) 1A, Low Voltage, Low Quiescent Current LDO Regulator PDF資料下載
參數(shù)資料
| 型號： | MCP1726 |
| 廠商： | Microchip Technology Inc. |
| 元件分類： | 基準(zhǔn)電壓源/電流源 |
| 英文描述： | 1A, Low Voltage, Low Quiescent Current LDO Regulator |
| 中文描述： | 1A中，低電壓，低靜態(tài)電流LDO穩(wěn)壓器 |
| 文件頁數(shù)： | 16/30頁 |
| 文件大小： | 431K |
| 代理商： | MCP1726 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
MCP1726
DS21936B-page 16
2005 Microchip Technology Inc.
Once the power good threshold (rising) has been
reached, the C
DELAY
pin charges the external capacitor
to 1.5V (typical, this level can vary between 1.4V and
1.75V across the input voltage range of the part). The
PWRGD output will transition high when the C
DELAY
pin voltage has charged to 0.42V. If the output falls
below the power good threshold limit during the
charging time between 0.0V and 0.42V on the C
DELAY
pin, the C
DELAY
pin voltage will be pulled to ground,
thus resetting the timer. The C
DELAY
pin will be held low
until the output voltage of the LDO has once again risen
above the power good rising threshold. A timing
diagram showing C
DELAY
, PWRGD and V
OUT
is shown
in Figure 4-4.
FIGURE 4-4:
Diagram.
C
DELAY
and PWRGD Timing
4.7
Shutdown Input (SHDN)
The SHDN input is an active-low input signal that turns
the LDO on and off. The SHDN threshold is a percent-
age of the input voltage. The typical value of this
shutdown threshold is 30% of V
IN
, with minimum and
maximum limits over the entire operating temperature
range of 45% and 15%, respectively.
The SHDN input will ignore low-going pulses (pulses
meant to shut down the LDO) that are up to 400 ns in
pulse width. If the shutdown input is pulled low for more
than 400 ns, the LDO will enter Shutdown mode. This
small bit of filtering helps to reject any system noise
spikes on the shutdown input signal.
On the rising edge of the SHDN input, the shutdown cir-
cuitry has a 30 μs delay before allowing the LDO output
to turn on. This delay helps to reject any false turn-on
signals or noise on the SHDN input signal. After the
30 μs delay, the LDO output enters its soft-start period
as it rises from 0V to its final regulation value. If the
SHDN input signal is pulled low during the 30 μs delay
period, the timer will be reset and the delay time will
start over again on the next rising edge of the SHDN
input. The total time from the SHDN input going high
(turn-on) to the LDO output being in regulation is
typically 100 μs. See Figure 4-5 for a timing diagram of
the SHDN input.
FIGURE 4-5:
Diagram.
Shutdown Input Timing
4.8
Dropout Voltage and
Undervoltage Lockout
Dropout voltage is defined as the input-to-output
voltage differential at which the output voltage drops
2% below the nominal value that was measured with a
V
R
+ 0.5V differential applied. The MCP1726 LDO has
a very low dropout voltage specification of 220 mV
(typical) at 1A of output current. See the Electrical
Characteristics table for maximum dropout voltage
specifications.
The MCP1726 LDO operates across an input voltage
range of 2.3V to 6.0V and incorporates input Undervolt-
age Lockout (UVLO) circuitry that keeps the LDO
output voltage off until the input voltage reaches a
minimum of 2.18V (typical) on the rising edge of the
input voltage. As the input voltage falls, the LDO output
will remain on until the input voltage level reaches
2.04V (typical).
Since the MCP1726 LDO undervoltage lockout acti-
vates at 2.04V as the input voltage is falling, the drop-
out voltage specification does not apply for output
voltages that are less than 1.9V.
For high-current applications, voltage drops across the
PCB traces must be taken into account. The trace
resistances can cause significant voltage drops
between the input voltage source and the LDO. For
applications with input voltages near 2.3V, these PCB
trace voltage drops can sometimes lower the input volt-
age enough to trigger a shutdown due to undervoltage
lockout.
V
OUT
T
PG
V
PWRGD_TH
C
DELAY
C
DELAY
Threshold (0.42V)
PWRGD
0V
1.5V (typ)
SHDN
V
OUT
30 μs
70 μs
T
OR
400 ns (typ)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP1727 | 1.5A, Low Voltage, Low Quiescent Current LDO Regulator |
| MCP1801 | 150 mA, High PSRR, Low Quiescent Current LDO |
| MCP1802 | 300 mA, High PSRR, Low Quiescent Current LDO |
| MCP1827T-1202EAB | 1.5A, Low Voltage, Low Quiescent Current LDO Regulator |
| MCP1827-5002EAB | 1.5A, Low Voltage, Low Quiescent Current LDO Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP1726-0802E/MF | 功能描述:低壓差穩(wěn)壓器 - LDO 1A .8V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| MCP1726-0802E/SN | 功能描述:低壓差穩(wěn)壓器 - LDO 1A .8V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| MCP1726-1202E/MF | 功能描述:低壓差穩(wěn)壓器 - LDO 1A 1.2V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| MCP1726-1202E/SN | 功能描述:低壓差穩(wěn)壓器 - LDO 1A 1.2V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| MCP1726-1802E/MF | 功能描述:低壓差穩(wěn)壓器 - LDO 1A 1.8V Vout Extended Temp RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。